Searched refs:CLK_MM_MDP_RSZ2 (Results 1 – 8 of 8) sorted by relevance
/linux-5.19.10/drivers/clk/mediatek/ |
D | clk-mt6797-mm.c | 53 GATE_MM0(CLK_MM_MDP_RSZ2, "mm_mdp_rsz2", "mm_sel", 8),
|
D | clk-mt8173-mm.c | 55 GATE_MM0(CLK_MM_MDP_RSZ2, "mm_mdp_rsz2", "mm_sel", 7),
|
D | clk-mt2712-mm.c | 69 GATE_MM0(CLK_MM_MDP_RSZ2, "mm_mdp_rsz2", "mm_sel", 7),
|
/linux-5.19.10/include/dt-bindings/clock/ |
D | mt6797-clk.h | 223 #define CLK_MM_MDP_RSZ2 9 macro
|
D | mt8173-clk.h | 255 #define CLK_MM_MDP_RSZ2 8 macro
|
D | mt2712-clk.h | 308 #define CLK_MM_MDP_RSZ2 7 macro
|
/linux-5.19.10/Documentation/devicetree/bindings/media/ |
D | mediatek-mdp.txt | 69 clocks = <&mmsys CLK_MM_MDP_RSZ2>;
|
/linux-5.19.10/arch/arm64/boot/dts/mediatek/ |
D | mt8173.dtsi | 1042 clocks = <&mmsys CLK_MM_MDP_RSZ2>;
|