Home
last modified time | relevance | path

Searched refs:CLK_I2C0 (Results 1 – 25 of 38) sorted by relevance

12

/linux-5.19.10/include/dt-bindings/clock/
Dmicrochip,mpfs-clock.h26 #define CLK_I2C0 15 macro
Dexynos5410.h40 #define CLK_I2C0 261 macro
Dactions,s500-cmu.h39 #define CLK_I2C0 19 macro
Dactions,s700-cmu.h74 #define CLK_I2C0 50 macro
Dactions,s900-cmu.h56 #define CLK_I2C0 38 macro
Dexynos5250.h98 #define CLK_I2C0 294 macro
Ds5pv210.h169 #define CLK_I2C0 151 macro
Dexynos4.h155 #define CLK_I2C0 317 macro
Dexynos5420.h70 #define CLK_I2C0 261 macro
Dexynos3250.h220 #define CLK_I2C0 214 macro
Dsprd,sc9860-clk.h90 #define CLK_I2C0 7 macro
Drk3568-cru.h20 #define CLK_I2C0 7 macro
/linux-5.19.10/Documentation/devicetree/bindings/i2c/
Di2c-owl.yaml58 clocks = <&cmu CLK_I2C0>;
Dsamsung,s3c2410-i2c.yaml115 clocks = <&clock CLK_I2C0>;
/linux-5.19.10/drivers/clk/samsung/
Dclk-exynos5410.c201 GATE(CLK_I2C0, "i2c0", "aclk66", GATE_IP_PERIC, 6, 0, 0),
Dclk-s5pv210.c581 GATE(CLK_I2C0, "i2c0", "dout_pclkp", CLK_GATE_IP3, 7, 0, 0),
Dclk-exynos5250.c578 GATE(CLK_I2C0, "i2c0", "div_aclk66", GATE_IP_PERIC, 6, 0, 0),
/linux-5.19.10/arch/arm64/boot/dts/actions/
Ds700.dtsi183 clocks = <&cmu CLK_I2C0>;
Ds900.dtsi195 clocks = <&cmu CLK_I2C0>;
/linux-5.19.10/arch/arm/boot/dts/
Dowl-s500.dtsi199 clocks = <&cmu CLK_I2C0>;
Dexynos5410.dtsi263 clocks = <&clock CLK_I2C0>;
/linux-5.19.10/drivers/clk/microchip/
Dclk-mpfs.c392 CLK_PERIPH(CLK_I2C0, "clk_periph_i2c0", PARENT_CLK(AHB), 12, 0),
/linux-5.19.10/drivers/clk/actions/
Dowl-s500.c483 [CLK_I2C0] = &i2c0_clk.common.hw,
Dowl-s700.c542 [CLK_I2C0] = &clk_i2c0.common.hw,
/linux-5.19.10/arch/riscv/boot/dts/microchip/
Dmpfs.dtsi329 clocks = <&clkcfg CLK_I2C0>;

12