Home
last modified time | relevance | path

Searched refs:CLK_APMIXED_TVDPLL (Results 1 – 24 of 24) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Dmt8167-clk.h17 #define CLK_APMIXED_TVDPLL (CLK_APMIXED_NR_CLK + 0) macro
Dmt8135-clk.h114 #define CLK_APMIXED_TVDPLL 7 macro
Dmt6797-clk.h113 #define CLK_APMIXED_TVDPLL 6 macro
Dmt8173-clk.h163 #define CLK_APMIXED_TVDPLL 8 macro
Dmt6779-clk.h176 #define CLK_APMIXED_TVDPLL 11 macro
Dmt8183-clk.h19 #define CLK_APMIXED_TVDPLL 8 macro
Dmt8186-clk.h275 #define CLK_APMIXED_TVDPLL 11 macro
Dmt2712-clk.h22 #define CLK_APMIXED_TVDPLL 10 macro
Dmt2701-clk.h180 #define CLK_APMIXED_TVDPLL 6 macro
Dmt8192-clk.h308 #define CLK_APMIXED_TVDPLL 7 macro
/linux-5.19.10/drivers/clk/mediatek/
Dclk-mt8186-apmixedsys.c71 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0264, 0x0270, 0,
Dclk-mt8135.c621 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x294, 0x2ac, 0x80000000, 0, 31, 0x294, 6, 0x0, 0x298, 0),
Dclk-mt6797.c650 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0270, 0x027C, 0xC0000120, 0, 21,
Dclk-mt2701.c950 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x250, 0x25c, 0x00000001, 0,
Dclk-mt6779.c1201 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0270, 0x027C, 0,
Dclk-mt8167.c1032 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x01C0, 0x01D0, 0, 0,
Dclk-mt2712.c1246 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0290, 0x029C, 0xc0000100,
Dclk-mt8173.c983 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x270, 0x27c, 0, 0, 21, 0x270, 4, 0x0, 0x274, 0),
Dclk-mt8183.c1145 PLL(CLK_APMIXED_TVDPLL, "tvdpll", 0x0260, 0x026C, 0,
Dclk-mt8192.c1173 PLL_B(CLK_APMIXED_TVDPLL, "tvdpll", 0x0380, 0x038c, 0x00000000,
/linux-5.19.10/Documentation/devicetree/bindings/display/mediatek/
Dmediatek,dpi.yaml81 <&apmixedsys CLK_APMIXED_TVDPLL>;
/linux-5.19.10/arch/arm/boot/dts/
Dmt7623n.dtsi223 <&apmixedsys CLK_APMIXED_TVDPLL>;
/linux-5.19.10/arch/arm64/boot/dts/mediatek/
Dmt8192.dtsi1207 <&apmixedsys CLK_APMIXED_TVDPLL>;
Dmt8173.dtsi1242 <&apmixedsys CLK_APMIXED_TVDPLL>;