Home
last modified time | relevance | path

Searched refs:CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK (Results 1 – 9 of 9) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dfiji_baco.c84 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK, CG_SPLL_FUNC_CNTL__…
Dci_baco.c95 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK, CG_SPLL_FUNC_CNTL__…
Dtonga_baco.c86 …{ CMD_READMODIFYWRITE, mmGCK_SMC_IND_DATA, CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK, CG_SPLL_FUNC_CNTL__…
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/smu/
Dsmu_7_0_0_sh_mask.h101 #define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x1 macro
Dsmu_7_1_1_sh_mask.h101 #define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x1 macro
Dsmu_7_0_1_sh_mask.h101 #define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x1 macro
Dsmu_7_1_0_sh_mask.h101 #define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x1 macro
Dsmu_7_1_2_sh_mask.h101 #define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x1 macro
Dsmu_7_1_3_sh_mask.h125 #define CG_SPLL_FUNC_CNTL__SPLL_RESET_MASK 0x1 macro