Home
last modified time | relevance | path

Searched refs:CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT (Results 1 – 6 of 6) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/smu/
Dsmu_7_0_0_sh_mask.h178 #define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT 0x1 macro
Dsmu_7_1_1_sh_mask.h172 #define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT 0x1 macro
Dsmu_7_0_1_sh_mask.h172 #define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT 0x1 macro
Dsmu_7_1_0_sh_mask.h172 #define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT 0x1 macro
Dsmu_7_1_2_sh_mask.h172 #define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT 0x1 macro
Dsmu_7_1_3_sh_mask.h198 #define CG_SPLL_FUNC_CNTL_5__RISEFBVCO_EN__SHIFT 0x1 macro