Home
last modified time | relevance | path

Searched refs:BANK_SELECT (Results 1 – 25 of 30) sorted by relevance

12

/linux-5.19.10/drivers/net/ethernet/smsc/
Dsmc9194.h60 #define BANK_SELECT 14 macro
204 #define SMC_SELECT_BANK(x) { outw( x, ioaddr + BANK_SELECT ); }
Dsmc91c92_cs.c145 #define BANK_SELECT 14 /* Window select register. */ macro
146 #define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); }
773 if (inw(ioaddr + BANK_SELECT) >> 8 != 0x33) { in check_sig()
790 if ((inw(ioaddr + BANK_SELECT) >> 8 == 0x33) && in check_sig()
1038 save = inw(ioaddr + BANK_SELECT); in smc_dump()
1046 outw(save, ioaddr + BANK_SELECT); in smc_dump()
1056 dev->name, dev, inw(dev->base_addr + BANK_SELECT)); in smc_open()
1091 dev->name, inw(ioaddr + BANK_SELECT)); in smc_close()
1363 saved_bank = inw(ioaddr + BANK_SELECT); in smc_interrupt()
1621 saved_bank = inw(ioaddr + BANK_SELECT); in smc_set_xcvr()
[all …]
Dsmc9194.c869 bank = inw( ioaddr + BANK_SELECT ); in smc_probe()
876 outw( 0x0, ioaddr + BANK_SELECT ); in smc_probe()
877 bank = inw( ioaddr + BANK_SELECT ); in smc_probe()
1329 saved_bank = inw( ioaddr + BANK_SELECT ); in smc_interrupt()
Dsmc91x.h473 #define BANK_SELECT (14 << SMC_IO_SHIFT) macro
916 #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT)
923 SMC_outw(lp, x, ioaddr, BANK_SELECT); \
/linux-5.19.10/drivers/gpu/drm/amd/amdgpu/
Dgfxhub_v1_0.c195 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v1_0_init_cache_regs()
199 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v1_0_init_cache_regs()
Dgfxhub_v2_0.c234 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v2_0_init_cache_regs()
238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v2_0_init_cache_regs()
Dgfxhub_v3_0.c238 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v3_0_init_cache_regs()
242 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v3_0_init_cache_regs()
Dmmhub_v3_0_2.c254 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v3_0_2_init_cache_regs()
258 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v3_0_2_init_cache_regs()
Dgfxhub_v2_1.c237 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 12); in gfxhub_v2_1_init_cache_regs()
241 tmp = REG_SET_FIELD(tmp, GCVM_L2_CNTL3, BANK_SELECT, 9); in gfxhub_v2_1_init_cache_regs()
Dmmhub_v2_0.c307 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v2_0_init_cache_regs()
311 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v2_0_init_cache_regs()
Dmmhub_v2_3.c229 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v2_3_init_cache_regs()
233 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v2_3_init_cache_regs()
Dmmhub_v3_0.c261 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v3_0_init_cache_regs()
265 tmp = REG_SET_FIELD(tmp, MMVM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v3_0_init_cache_regs()
Dmmhub_v1_0.c181 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v1_0_init_cache_regs()
185 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v1_0_init_cache_regs()
Dmmhub_v1_7.c201 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v1_7_init_cache_regs()
205 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v1_7_init_cache_regs()
Dmmhub_v9_4.c235 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 12); in mmhub_v9_4_init_cache_regs()
239 tmp = REG_SET_FIELD(tmp, VML2PF0_VM_L2_CNTL3, BANK_SELECT, 9); in mmhub_v9_4_init_cache_regs()
Dgmc_v7_0.c652 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field); in gmc_v7_0_gart_enable()
Dsid.h387 #define BANK_SELECT(x) ((x) << 0) macro
Dgmc_v8_0.c876 tmp = REG_SET_FIELD(tmp, VM_L2_CNTL3, BANK_SELECT, field); in gmc_v8_0_gart_enable()
/linux-5.19.10/drivers/net/ethernet/microchip/
Dencx24j600_hw.h22 #define BANK_SELECT(bank) (0xC0 | ((bank & (BANK_MASK >> BANK_SHIFT)) << 1)) macro
Dencx24j600-regmap.c24 int bank_opcode = BANK_SELECT(bank); in encx24j600_switch_bank()
/linux-5.19.10/drivers/gpu/drm/radeon/
Drv770.c921 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_enable()
967 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_disable()
998 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_agp_enable()
Drv770d.h651 #define BANK_SELECT(x) ((x) << 0) macro
Dnid.h121 #define BANK_SELECT(x) ((x) << 0) macro
Dsid.h386 #define BANK_SELECT(x) ((x) << 0) macro
Dcikd.h504 #define BANK_SELECT(x) ((x) << 0) macro

12