Home
last modified time | relevance | path

Searched refs:ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gmc/
Dgmc_7_0_sh_mask.h4924 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT 0x6 macro
Dgmc_8_2_sh_mask.h5886 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT 0x6 macro
Dgmc_7_1_sh_mask.h5562 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT 0x6 macro
Dgmc_8_1_sh_mask.h6008 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT 0x6 macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/mmhub/
Dmmhub_1_0_sh_mask.h7672 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
Dmmhub_9_1_sh_mask.h7335 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
Dmmhub_9_3_0_sh_mask.h7760 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
Dmmhub_1_7_sh_mask.h29330 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
/linux-5.19.10/drivers/gpu/drm/amd/include/asic_reg/gc/
Dgc_9_0_sh_mask.h6601 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
Dgc_9_1_sh_mask.h6414 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
Dgc_9_2_1_sh_mask.h6235 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro
Dgc_9_4_2_sh_mask.h28848 #define ATC_L2_CNTL2__L2_CACHE_UPDATE_MODE__SHIFT … macro