Searched refs:APMU_DISP0 (Results 1 – 6 of 6) sorted by relevance
| /linux-5.19.10/drivers/clk/mmp/ |
| D | clk-mmp2.c | 49 #define APMU_DISP0 0x4c macro
363 apmu_base + APMU_DISP0, 6, 2, 0, &clk_lock); in mmp2_clk_init()
367 CLK_SET_RATE_PARENT, apmu_base + APMU_DISP0, in mmp2_clk_init()
372 apmu_base + APMU_DISP0, 0x1b, &clk_lock); in mmp2_clk_init()
376 apmu_base + APMU_DISP0, 15, 5, 0, &clk_lock); in mmp2_clk_init()
380 apmu_base + APMU_DISP0, 0x1024, &clk_lock); in mmp2_clk_init()
|
| D | clk-of-mmp2.c | 60 #define APMU_DISP0 0x4c macro
336 …disp_parent_names, ARRAY_SIZE(disp_parent_names), CLK_SET_RATE_PARENT, APMU_DISP0, 6, 2, 0, &disp0…
350 …{0, "disp0_div", "disp0_mux", CLK_SET_RATE_PARENT, APMU_DISP0, 8, 4, CLK_DIVIDER_ONE_BASED, &disp0…
351 {0, "disp0_sphy_div", "disp0_mux", CLK_SET_RATE_PARENT, APMU_DISP0, 15, 5, 0, &disp0_lock},
371 …{MMP2_CLK_DISP0, "disp0_clk", "disp0_div", CLK_SET_RATE_PARENT, APMU_DISP0, 0x12, 0x12, 0x0, 0, &d…
372 …{MMP2_CLK_DISP0_LCDC, "disp0_lcdc_clk", "disp0_mux", CLK_SET_RATE_PARENT, APMU_DISP0, 0x09, 0x09, …
373 …{MMP2_CLK_DISP0_SPHY, "disp0_sphy_clk", "disp0_sphy_div", CLK_SET_RATE_PARENT, APMU_DISP0, 0x1024,…
|
| D | clk-pxa168.c | 43 #define APMU_DISP0 0x4c macro
318 apmu_base + APMU_DISP0, 6, 1, 0, &clk_lock); in pxa168_clk_init()
322 apmu_base + APMU_DISP0, 0x1b, &clk_lock); in pxa168_clk_init()
326 apmu_base + APMU_DISP0, 0x24, &clk_lock); in pxa168_clk_init()
|
| D | clk-of-pxa168.c | 46 #define APMU_DISP0 0x4c macro
192 …{0, "disp0_mux", disp_parent_names, ARRAY_SIZE(disp_parent_names), CLK_SET_RATE_PARENT, APMU_DISP0…
208 …{PXA168_CLK_DISP0, "disp0_clk", "disp0_mux", CLK_SET_RATE_PARENT, APMU_DISP0, 0x1b, 0x1b, 0x0, 0, …
|
| D | clk-pxa910.c | 41 #define APMU_DISP0 0x4c macro
293 apmu_base + APMU_DISP0, 6, 1, 0, &clk_lock); in pxa910_clk_init()
297 apmu_base + APMU_DISP0, 0x1b, &clk_lock); in pxa910_clk_init()
|
| D | clk-of-pxa910.c | 45 #define APMU_DISP0 0x4c macro
198 …{0, "disp0_mux", disp_parent_names, ARRAY_SIZE(disp_parent_names), CLK_SET_RATE_PARENT, APMU_DISP0…
214 …{PXA910_CLK_DISP0, "disp0_clk", "disp0_mux", CLK_SET_RATE_PARENT, APMU_DISP0, 0x1b, 0x1b, 0x0, 0, …
|