Home
last modified time | relevance | path

Searched refs:ACLK_ISP (Results 1 – 13 of 13) sorted by relevance

/linux-5.19.10/include/dt-bindings/clock/
Drv1108-cru.h99 #define ACLK_ISP 205 macro
Drk3288-cru.h104 #define ACLK_ISP 205 macro
Dpx30-cru.h105 #define ACLK_ISP 180 macro
Drk3368-cru.h100 #define ACLK_ISP 205 macro
Drk3568-cru.h273 #define ACLK_ISP 210 macro
/linux-5.19.10/arch/arm64/boot/dts/rockchip/
Drk3368.dtsi636 * ACLK_ISP/ACLK_VOP1 are on ACLK_VIO1_NIU.
655 <&cru ACLK_ISP>,
836 clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
Dpx30.dtsi313 <&cru ACLK_ISP>,
1200 <&cru ACLK_ISP>,
1226 clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
/linux-5.19.10/arch/arm/boot/dts/
Drk3288.dtsi752 * ACLK_ISP/ACLK_VOP1 are on ACLK_VIO1_NIU.
771 <&cru ACLK_ISP>,
1001 clocks = <&cru ACLK_ISP>, <&cru HCLK_ISP>;
/linux-5.19.10/drivers/clk/rockchip/
Dclk-rv1108.c477 GATE(ACLK_ISP, "aclk_isp", "aclk_vio1_pre", 0,
Dclk-rk3368.c735 GATE(ACLK_ISP, "aclk_isp", "sclk_isp", 0, RK3368_CLKGATE_CON(17), 0, GFLAGS),
Dclk-rk3288.c809 GATE(ACLK_ISP, "aclk_isp", "aclk_vio1", 0, RK3288_CLKGATE_CON(16), 2, GFLAGS),
Dclk-px30.c809 GATE(ACLK_ISP, "aclk_isp", "aclk_vi_pre", 0, PX30_CLKGATE_CON(5), 3, GFLAGS),
Dclk-rk3568.c1011 GATE(ACLK_ISP, "aclk_isp", "aclk_vi", 0,