Home
last modified time | relevance | path

Searched refs:hw_caps (Results 1 – 18 of 18) sorted by relevance

/linux-3.4.99/drivers/net/wireless/ath/ath9k/
Dinit.c250 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_LDPC) in setup_ht_cap()
253 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_SGI_20) in setup_ht_cap()
356 if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_4KB_SPLITTRANS)) { in ath_descdma_setup()
394 if (!(sc->sc_ah->caps.hw_caps & in ath_descdma_setup()
447 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ) { in ath9k_init_channels_rates()
462 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ) { in ath9k_init_channels_rates()
497 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) in ath9k_init_misc()
626 if (ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ) in ath9k_init_txpower_limits()
628 if (ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ) in ath9k_init_txpower_limits()
636 if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT)) in ath9k_reload_chainmask_settings()
[all …]
Dar9002_mac.c80 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9002_hw_get_isr()
86 if (pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED) in ar9002_hw_get_isr()
107 if (pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED) { in ar9002_hw_get_isr()
139 if (pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED) { in ar9002_hw_get_isr()
155 !(pCap->hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) in ar9002_hw_get_isr()
158 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9002_hw_get_isr()
164 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9002_hw_get_isr()
Dhw.c99 else if (ah->caps.hw_caps & ATH9K_HW_CAP_FASTCLOCK) in ath9k_hw_set_clockrate()
1391 if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI) in ath9k_hw_set_reset_reg()
1430 bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA); in ath9k_hw_channel_change()
1591 if ((ah->caps.hw_caps & ATH9K_HW_CAP_MCI) && ar9003_mci_is_ready(ah)) in ath9k_hw_do_fastcc()
1612 bool mci = !!(ah->caps.hw_caps & ATH9K_HW_CAP_MCI); in ath9k_hw_reset()
1780 if (ah->caps.hw_caps & ATH9K_HW_CAP_RFSILENT) in ath9k_hw_reset()
1944 if (!(pCap->hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) { in ath9k_set_power_network_sleep()
2051 if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI) in ath9k_hw_setpower()
2056 if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI) in ath9k_hw_setpower()
2064 if (ah->caps.hw_caps & ATH9K_HW_CAP_MCI) in ath9k_hw_setpower()
[all …]
Dmain.c254 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) in ath_prepare_reset()
289 if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx != 3) { in ath_complete_reset()
619 if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_PAPRD) && ah->caldata) { in ath_ani_calibrate()
641 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) { in ath_node_attach()
660 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) in ath_node_detach()
713 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) in ath9k_tasklet()
721 if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) && in ath9k_tasklet()
729 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) in ath9k_tasklet()
809 !(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA))) in ath_isr()
812 if ((ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) && in ath_isr()
[all …]
Dgpio.c109 if (ah->caps.hw_caps & ATH9K_HW_CAP_RFSILENT) in ath_start_rfkill_poll()
194 if (!(ah->caps.hw_caps & ATH9K_HW_CAP_MCI)) in ath_btcoex_period_timer()
319 if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_MCI) && mci->aggr_limit) in ath9k_btcoex_aggr_limit()
346 if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_MCI)) in ath9k_start_btcoex()
Dhtc_drv_init.c497 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_SGI_20) in setup_ht_cap()
572 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ) { in ath9k_init_channels_rates()
583 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ) { in ath9k_init_channels_rates()
727 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ) in ath9k_set_hw_capab()
730 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ) in ath9k_set_hw_capab()
734 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_HT) { in ath9k_set_hw_capab()
735 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_2GHZ) in ath9k_set_hw_capab()
738 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_5GHZ) in ath9k_set_hw_capab()
Dar9003_mac.c224 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9003_hw_get_isr()
230 if ((pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) in ar9003_hw_get_isr()
257 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9003_hw_get_isr()
272 if (pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED) in ar9003_hw_get_isr()
286 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9003_hw_get_isr()
295 if (!(pCap->hw_caps & ATH9K_HW_CAP_RAC_SUPPORTED)) { in ar9003_hw_get_isr()
Ddfs_debug.c44 (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_DFS) ? in read_file_dfs()
Drecv.c63 (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_AUTOSLEEP); in ath9k_check_auto_sleep()
336 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in ath_rx_init()
393 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in ath_rx_cleanup()
484 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in ath_startrecv()
526 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) in ath_stoprecv()
545 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) in ath_flushrecv()
1789 bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA); in ath_rx_tasklet()
1941 if (ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) { in ath_rx_tasklet()
1968 if ((ah->caps.hw_caps & ATH9K_HW_CAP_ANT_DIV_COMB) && sc->ant_rx == 3) in ath_rx_tasklet()
Dxmit.c545 if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) || in ath_tx_complete_aggr()
566 if (!(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) && in ath_tx_complete_aggr()
756 !(sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA)) in ath_compute_num_delims()
1365 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in ath_txq_setup()
1515 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in ath_draintxq()
1532 if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) && !retry_tx) in ath_draintxq()
1665 edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA); in ath_tx_txqaddbuf()
1823 if ((ah->caps.hw_caps & ATH9K_HW_CAP_APM) && in ath_txchainmask_reduction()
1897 if ((sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) && txctl->an && in ath_tx_start_dma()
2172 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_HT) in ath_tx_process_buffer()
[all …]
Dmac.c738 if (ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) in ath9k_hw_beaconq_setup()
871 if (!(pCap->hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) in ath9k_hw_set_interrupts()
908 if (!(pCap->hw_caps & ATH9K_HW_CAP_AUTOSLEEP)) { in ath9k_hw_set_interrupts()
Dhtc_drv_gpio.c310 if (priv->ah->caps.hw_caps & ATH9K_HW_CAP_RFSILENT) in ath9k_start_rfkill_poll()
Dhw.h218 u32 hw_caps; /* ATH9K_HW_CAP_* from ath9k_hw_caps */ member
402 ((_ah)->caps.hw_caps & ATH9K_HW_CAP_FASTCLOCK))
Dar9003_calib.c931 bool rtt = !!(ah->caps.hw_caps & ATH9K_HW_CAP_RTT); in ar9003_hw_init_cal()
932 bool mci = !!(ah->caps.hw_caps & ATH9K_HW_CAP_MCI); in ar9003_hw_init_cal()
Drc.c1425 else if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_SGI_20) in ath_rate_init()
1461 else if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_SGI_20) in ath_rate_update()
Dbeacon.c359 bool edma = !!(ah->caps.hw_caps & ATH9K_HW_CAP_EDMA); in ath_beacon_tasklet()
Ddebug.c332 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in ath_debug_stat_interrupt()
386 if (sc->sc_ah->caps.hw_caps & ATH9K_HW_CAP_EDMA) { in read_file_interrupt()
Dar9003_phy.c555 if ((ah->caps.hw_caps & ATH9K_HW_CAP_APM) && (tx == 0x7)) in ar9003_hw_set_chain_masks()