Home
last modified time | relevance | path

Searched refs:gart_info (Results 1 – 18 of 18) sorted by relevance

/linux-3.4.99/drivers/gpu/drm/
Dati_pcigart.c40 struct drm_ati_pcigart_info *gart_info) in drm_ati_alloc_pcigart_table() argument
42 gart_info->table_handle = drm_pci_alloc(dev, gart_info->table_size, in drm_ati_alloc_pcigart_table()
44 if (gart_info->table_handle == NULL) in drm_ati_alloc_pcigart_table()
51 struct drm_ati_pcigart_info *gart_info) in drm_ati_free_pcigart_table() argument
53 drm_pci_free(dev, gart_info->table_handle); in drm_ati_free_pcigart_table()
54 gart_info->table_handle = NULL; in drm_ati_free_pcigart_table()
57 int drm_ati_pcigart_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info) in drm_ati_pcigart_cleanup() argument
70 if (gart_info->bus_addr) { in drm_ati_pcigart_cleanup()
72 max_pages = (gart_info->table_size / sizeof(u32)); in drm_ati_pcigart_cleanup()
83 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) in drm_ati_pcigart_cleanup()
[all …]
/linux-3.4.99/drivers/gpu/drm/nouveau/
Dnouveau_sgdma.c37 struct nouveau_gpuobj *gpuobj = dev_priv->gart_info.sg_ctxdma; in nv04_sgdma_bind()
63 struct nouveau_gpuobj *gpuobj = dev_priv->gart_info.sg_ctxdma; in nv04_sgdma_unbind()
103 struct nouveau_gpuobj *pgt = dev_priv->gart_info.sg_ctxdma; in nv41_sgdma_bind()
124 struct nouveau_gpuobj *pgt = dev_priv->gart_info.sg_ctxdma; in nv41_sgdma_unbind()
161 dma_addr_t dummy = dev_priv->gart_info.dummy.addr; in nv44_sgdma_fill()
212 struct nouveau_gpuobj *pgt = dev_priv->gart_info.sg_ctxdma; in nv44_sgdma_bind()
252 struct nouveau_gpuobj *pgt = dev_priv->gart_info.sg_ctxdma; in nv44_sgdma_unbind()
324 nvbe->ttm.ttm.func = dev_priv->gart_info.func; in nouveau_sgdma_create_ttm()
350 dev_priv->gart_info.dummy.page = alloc_page(GFP_DMA32 | GFP_KERNEL); in nouveau_sgdma_init()
351 if (!dev_priv->gart_info.dummy.page) in nouveau_sgdma_init()
[all …]
Dnv40_fb.c31 struct nouveau_gpuobj *gart = dev_priv->gart_info.sg_ctxdma; in nv40_fb_init_gart()
33 if (dev_priv->gart_info.type != NOUVEAU_GART_HW) { in nv40_fb_init_gart()
47 struct nouveau_gpuobj *gart = dev_priv->gart_info.sg_ctxdma; in nv44_fb_init_gart()
50 if (dev_priv->gart_info.type != NOUVEAU_GART_HW) { in nv44_fb_init_gart()
64 nv_wr32(dev, 0x100818, dev_priv->gart_info.dummy.addr); in nv44_fb_init_gart()
66 nv_wr32(dev, 0x100804, dev_priv->gart_info.aper_size); in nv44_fb_init_gart()
Dnouveau_bo.c221 dev_priv->gart_info.aper_free -= bo->mem.size; in nouveau_bo_pin()
257 dev_priv->gart_info.aper_free += bo->mem.size; in nouveau_bo_unpin()
359 switch (dev_priv->gart_info.type) { in nouveau_ttm_tt_create()
371 dev_priv->gart_info.type); in nouveau_ttm_tt_create()
417 switch (dev_priv->gart_info.type) { in nouveau_bo_init_mem_type()
433 dev_priv->gart_info.type); in nouveau_bo_init_mem_type()
946 if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) { in nouveau_ttm_io_mem_reserve()
948 mem->bus.base = dev_priv->gart_info.aper_base; in nouveau_ttm_io_mem_reserve()
1069 if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) { in nouveau_ttm_tt_populate()
1114 if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) { in nouveau_ttm_tt_unpopulate()
Dnouveau_mem.c313 dev_priv->gart_info.type = NOUVEAU_GART_AGP; in nouveau_mem_init_agp()
314 dev_priv->gart_info.aper_base = info.aperture_base; in nouveau_mem_init_agp()
315 dev_priv->gart_info.aper_size = info.aperture_size; in nouveau_mem_init_agp()
443 dev_priv->gart_info.type = NOUVEAU_GART_NONE; in nouveau_mem_gart_init()
453 if (dev_priv->gart_info.type == NOUVEAU_GART_NONE) { in nouveau_mem_gart_init()
462 (int)(dev_priv->gart_info.aper_size >> 20)); in nouveau_mem_gart_init()
463 dev_priv->gart_info.aper_free = dev_priv->gart_info.aper_size; in nouveau_mem_gart_init()
466 dev_priv->gart_info.aper_size >> PAGE_SHIFT); in nouveau_mem_gart_init()
1224 dev_priv->gart_info.aper_size)) in nouveau_gart_manager_new()
Dnouveau_object.c423 base += dev_priv->gart_info.aper_base; in nv50_gpuobj_dma_init()
480 struct nouveau_gpuobj *gart = dev_priv->gart_info.sg_ctxdma; in nouveau_gpuobj_dma_new()
482 if (dev_priv->gart_info.type == NOUVEAU_GART_PDMA) { in nouveau_gpuobj_dma_new()
491 base += dev_priv->gart_info.aper_base; in nouveau_gpuobj_dma_new()
492 if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) in nouveau_gpuobj_dma_new()
853 0, dev_priv->gart_info.aper_size, in nouveau_gpuobj_channel_init()
Dnouveau_drv.c295 if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) in nouveau_pci_resume()
306 if (dev_priv->gart_info.type == NOUVEAU_GART_AGP) { in nouveau_pci_resume()
Dnouveau_channel.c76 dev_priv->gart_info.aper_size, in nouveau_channel_pushbuf_init()
Dnouveau_gem.c642 req->gart_available = dev_priv->gart_info.aper_free; in nouveau_gem_ioctl_pushbuf()
Dnouveau_drv.h791 } gart_info; member
Dnouveau_state.c1337 getparam->value = dev_priv->gart_info.aper_size; in nouveau_ioctl_getparam()
/linux-3.4.99/drivers/gpu/drm/radeon/
Dradeon_cp.c930 (long)dev_priv->gart_info.bus_addr, in radeon_set_igpgart()
950 temp = dev_priv->gart_info.bus_addr & 0xfffff000; in radeon_set_igpgart()
951 temp |= (upper_32_bits(dev_priv->gart_info.bus_addr) & 0xff) << 4; in radeon_set_igpgart()
1002 (long)dev_priv->gart_info.bus_addr, in rs600_set_igpgart()
1026 dev_priv->gart_info.bus_addr); in rs600_set_igpgart()
1076 (long)dev_priv->gart_info.bus_addr, in radeon_set_pciegart()
1081 dev_priv->gart_info.bus_addr); in radeon_set_pciegart()
1128 RADEON_WRITE(RADEON_AIC_PT_BASE, dev_priv->gart_info.bus_addr); in radeon_set_pcigart()
1148 struct drm_ati_pcigart_info *gart_info = &dev_priv->gart_info; in radeon_setup_pcigart_surface() local
1167 vp->lower = gart_info->bus_addr; in radeon_setup_pcigart_surface()
[all …]
Dr600_cp.c150 void r600_page_table_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info) in r600_page_table_cleanup() argument
160 if (gart_info->bus_addr) { in r600_page_table_cleanup()
161 max_pages = (gart_info->table_size / sizeof(u64)); in r600_page_table_cleanup()
171 if (gart_info->gart_table_location == DRM_ATI_GART_MAIN) in r600_page_table_cleanup()
172 gart_info->bus_addr = 0; in r600_page_table_cleanup()
180 struct drm_ati_pcigart_info *gart_info = &dev_priv->gart_info; in r600_page_table_init() local
181 struct drm_local_map *map = &gart_info->mapping; in r600_page_table_init()
191 max_ati_pages = (gart_info->table_size / sizeof(u64)); in r600_page_table_init()
207 r600_page_table_cleanup(dev, gart_info); in r600_page_table_init()
304 RADEON_WRITE(R600_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, dev_priv->gart_info.bus_addr >> 12); in r600_vm_init()
[all …]
Dradeon_drv.h268 struct drm_ati_pcigart_info gart_info; member
448 extern void r600_page_table_cleanup(struct drm_device *dev, struct drm_ati_pcigart_info *gart_info);
Dradeon_state.c3163 dev_priv->gart_info.table_size = sp->value; in radeon_cp_setparam()
3164 if (dev_priv->gart_info.table_size < RADEON_PCIGART_TABLE_SIZE) in radeon_cp_setparam()
3165 dev_priv->gart_info.table_size = RADEON_PCIGART_TABLE_SIZE; in radeon_cp_setparam()
/linux-3.4.99/drivers/gpu/drm/r128/
Dr128_cce.c559 dev_priv->gart_info.table_mask = DMA_BIT_MASK(32); in r128_do_init_cce()
560 dev_priv->gart_info.gart_table_location = DRM_ATI_GART_MAIN; in r128_do_init_cce()
561 dev_priv->gart_info.table_size = R128_PCIGART_TABLE_SIZE; in r128_do_init_cce()
562 dev_priv->gart_info.addr = NULL; in r128_do_init_cce()
563 dev_priv->gart_info.bus_addr = 0; in r128_do_init_cce()
564 dev_priv->gart_info.gart_reg_if = DRM_ATI_GART_PCI; in r128_do_init_cce()
565 if (!drm_ati_pcigart_init(dev, &dev_priv->gart_info)) { in r128_do_init_cce()
571 R128_WRITE(R128_PCI_GART_PAGE, dev_priv->gart_info.bus_addr); in r128_do_init_cce()
617 if (dev_priv->gart_info.bus_addr) in r128_do_cleanup_cce()
619 &dev_priv->gart_info)) in r128_do_cleanup_cce()
Dr128_drv.h123 struct drm_ati_pcigart_info gart_info; member
/linux-3.4.99/include/drm/
DdrmP.h1588 struct drm_ati_pcigart_info * gart_info);
1590 struct drm_ati_pcigart_info * gart_info);