Home
last modified time | relevance | path

Searched refs:clk_val (Results 1 – 2 of 2) sorted by relevance

/linux-3.4.99/arch/arm/mach-u300/
Dclock.c190 writew(clk->clk_val, U300_SYSCON_VBASE + U300_SYSCON_SBCDR); in syscon_clk_disable()
203 writew(clk->clk_val, U300_SYSCON_VBASE + U300_SYSCON_SBCER); in syscon_clk_enable()
735 .clk_val = U300_SYSCON_SBCER_NANDIF_CLK_EN,
748 .clk_val = U300_SYSCON_SBCER_SEMI_CLK_EN,
763 .clk_val = U300_SYSCON_SBCER_ISP_CLK_EN,
777 .clk_val = U300_SYSCON_SBCER_CDS_CLK_EN,
792 .clk_val = U300_SYSCON_SBCER_DMAC_CLK_EN,
806 .clk_val = U300_SYSCON_SBCER_AAIF_CLK_EN,
820 .clk_val = U300_SYSCON_SBCER_APEX_CLK_EN,
835 .clk_val = U300_SYSCON_SBCER_VIDEO_ENC_CLK_EN,
[all …]
Dclock.h32 __u16 clk_val; member