Home
last modified time | relevance | path

Searched refs:clk_rst (Results 1 – 3 of 3) sorted by relevance

/linux-3.4.99/arch/arm/mach-mmp/
Dmmp2.c103 uint32_t clk_rst; in sdhc_clk_enable() local
105 clk_rst = __raw_readl(clk->clk_rst); in sdhc_clk_enable()
106 clk_rst |= clk->enable_val; in sdhc_clk_enable()
107 __raw_writel(clk_rst, clk->clk_rst); in sdhc_clk_enable()
112 uint32_t clk_rst; in sdhc_clk_disable() local
114 clk_rst = __raw_readl(clk->clk_rst); in sdhc_clk_disable()
115 clk_rst &= ~clk->enable_val; in sdhc_clk_disable()
116 __raw_writel(clk_rst, clk->clk_rst); in sdhc_clk_disable()
180 unsigned long clk_rst; in mmp2_timer_init() local
188 clk_rst = APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(1); in mmp2_timer_init()
[all …]
Dclock.c21 uint32_t clk_rst; in apbc_clk_enable() local
23 clk_rst = APBC_APBCLK | APBC_FNCLK | APBC_FNCLKSEL(clk->fnclksel); in apbc_clk_enable()
24 __raw_writel(clk_rst, clk->clk_rst); in apbc_clk_enable()
29 __raw_writel(0, clk->clk_rst); in apbc_clk_disable()
39 __raw_writel(clk->enable_val, clk->clk_rst); in apmu_clk_enable()
44 __raw_writel(0, clk->clk_rst); in apmu_clk_disable()
Dclock.h21 void __iomem *clk_rst; /* clock reset control register */ member
33 .clk_rst = APBC_##_reg, \
41 .clk_rst = APBC_##_reg, \
49 .clk_rst = APMU_##_reg, \
57 .clk_rst = APMU_##_reg, \