Home
last modified time | relevance | path

Searched refs:PP_ON (Results 1 – 8 of 8) sorted by relevance

/linux-3.4.99/drivers/gpu/drm/gma500/
Dpsb_lid.c43 } while ((pp_status & PP_ON) == 0); in psb_lid_timer_func()
53 } while ((pp_status & PP_ON) == 0); in psb_lid_timer_func()
Dpsb_intel_lvds.c236 } while ((pp_status & PP_ON) == 0); in psb_intel_lvds_set_power()
247 } while (pp_status & PP_ON); in psb_intel_lvds_set_power()
338 } while ((pp_status & PP_ON) == 0); in psb_intel_lvds_restore()
344 } while (pp_status & PP_ON); in psb_intel_lvds_restore()
Doaktrail_lvds.c60 } while ((pp_status & (PP_ON | PP_READY)) == PP_READY); in oaktrail_lvds_set_power()
71 } while (pp_status & PP_ON); in oaktrail_lvds_set_power()
Dcdv_intel_lvds.c213 } while ((pp_status & PP_ON) == 0); in cdv_intel_lvds_set_power()
224 } while (pp_status & PP_ON); in cdv_intel_lvds_set_power()
Dpsb_intel_reg.h160 # define PP_ON (1 << 31) macro
/linux-3.4.99/drivers/gpu/drm/i915/
Dintel_dp.c330 return (I915_READ(PCH_PP_STATUS) & PP_ON) != 0; in ironlake_edp_have_panel_power()
961 #define IDLE_ON_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_STATE_…
962 #define IDLE_ON_VALUE (PP_ON | 0 | PP_SEQUENCE_NONE | 0 | PP_SEQUENCE_STA…
964 #define IDLE_OFF_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | 0 | PP_SEQUENCE_S…
967 #define IDLE_CYCLE_MASK (PP_ON | 0 | PP_SEQUENCE_MASK | PP_CYCLE_DELAY_ACTIVE | PP_SEQUENCE…
Dintel_lvds.c107 if (wait_for((I915_READ(stat_reg) & PP_ON) != 0, 1000)) in intel_lvds_enable()
132 if (wait_for((I915_READ(stat_reg) & PP_ON) == 0, 1000)) in intel_lvds_disable()
Di915_reg.h1657 #define PP_ON (1 << 31) macro