Home
last modified time | relevance | path

Searched refs:PIPEACONF_ENABLE (Results 1 – 6 of 6) sorted by relevance

/linux-3.4.99/drivers/gpu/drm/gma500/
Dmdfld_intel_display.c331 if ((temp & PIPEACONF_ENABLE) != 0) { in mdfld_disable_crtc()
332 temp &= ~PIPEACONF_ENABLE; in mdfld_disable_crtc()
345 & PIPEACONF_ENABLE)) || pipe == 1) { in mdfld_disable_crtc()
466 if ((temp & PIPEACONF_ENABLE) == 0) { in mdfld_crtc_dpms()
491 temp &= ~PIPEACONF_ENABLE; in mdfld_crtc_dpms()
507 temp |= PIPEACONF_ENABLE; in mdfld_crtc_dpms()
543 if ((temp & PIPEACONF_ENABLE) != 0) { in mdfld_crtc_dpms()
544 temp &= ~PIPEACONF_ENABLE; in mdfld_crtc_dpms()
556 | REG_READ(PIPECCONF)) & PIPEACONF_ENABLE)) in mdfld_crtc_dpms()
1003 *pipeconf = PIPEACONF_ENABLE; /* FIXME_JLIU7 REG_READ(pipeconf_reg); */ in mdfld_crtc_mode_set()
Doaktrail_crtc.c201 if ((temp & PIPEACONF_ENABLE) == 0) in oaktrail_crtc_dpms()
202 REG_WRITE(pipeconf_reg, temp | PIPEACONF_ENABLE); in oaktrail_crtc_dpms()
237 if ((temp & PIPEACONF_ENABLE) != 0) { in oaktrail_crtc_dpms()
238 REG_WRITE(pipeconf_reg, temp & ~PIPEACONF_ENABLE); in oaktrail_crtc_dpms()
Dpsb_irq.c468 if (!(reg_val & PIPEACONF_ENABLE)) in psb_enable_vblank()
527 if (!(reg_val & PIPEACONF_ENABLE)) in mdfld_enable_te()
594 if (!(reg_val & PIPEACONF_ENABLE)) { in psb_get_vblank_counter()
Dcdv_intel_display.c611 if ((temp & PIPEACONF_ENABLE) == 0) in cdv_intel_crtc_dpms()
612 REG_WRITE(pipeconf_reg, temp | PIPEACONF_ENABLE); in cdv_intel_crtc_dpms()
635 if ((temp & PIPEACONF_ENABLE) != 0) { in cdv_intel_crtc_dpms()
636 REG_WRITE(pipeconf_reg, temp & ~PIPEACONF_ENABLE); in cdv_intel_crtc_dpms()
804 pipeconf |= PIPEACONF_ENABLE; in cdv_intel_crtc_mode_set()
Dpsb_intel_display.c463 if ((temp & PIPEACONF_ENABLE) == 0) in psb_intel_crtc_dpms()
464 REG_WRITE(pipeconf_reg, temp | PIPEACONF_ENABLE); in psb_intel_crtc_dpms()
501 if ((temp & PIPEACONF_ENABLE) != 0) { in psb_intel_crtc_dpms()
502 REG_WRITE(pipeconf_reg, temp & ~PIPEACONF_ENABLE); in psb_intel_crtc_dpms()
704 pipeconf |= PIPEACONF_ENABLE; in psb_intel_crtc_mode_set()
Dpsb_intel_reg.h455 #define PIPEACONF_ENABLE (1 << 31) macro