Home
last modified time | relevance | path

Searched refs:L1 (Results 1 – 25 of 107) sorted by relevance

12345

/linux-3.4.99/arch/c6x/lib/
Dcsum_64plus.S54 || ADD .L1 A16,A9,A9
67 || MVK .L1 1,A2
77 ADD .L1 A16,A9,A9
80 || ADD .L1 A8,A9,A9
87 ZERO .L1 A7
119 || ZERO .L1 A7
207 || ADD .L1 A3,A5,A5
297 MV .L1 A0,A3
314 MVK .L1 2,A0
315 AND .L1 A4,A0,A0
[all …]
/linux-3.4.99/scripts/rt-tester/
Dt4-l2-pi-deboost.tst63 # T1 lock L1
72 # T0 lock L1
77 # T1 unlock L1
87 # T2 lock L1 (T0 is boosted and pending owner !)
104 # Unlock L1 and let T2 get L1
Dt2-l2-2rt-deadlock.tst61 # T1 lock L1
65 # T0 lock L1
Dt5-l4-pi-boost-deboost.tst64 # T1 lock L1
77 # T2 lock L1
/linux-3.4.99/arch/arm/mm/
Dproc-xsc3.S71 1: mcr p15, 0, \rd, c7, c14, 2 @ clean/invalidate L1 D line
116 mcr p15, 0, ip, c7, c7, 0 @ invalidate L1 caches and BTB
176 mcrne p15, 0, ip, c7, c5, 0 @ invalidate L1 I cache and BTB
199 mcrne p15, 0, r0, c7, c5, 1 @ invalidate L1 I line
200 mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line
227 1: mcr p15, 0, r0, c7, c10, 1 @ clean L1 D line
232 mcr p15, 0, r0, c7, c5, 0 @ invalidate L1 I cache and BTB
248 1: mcr p15, 0, r0, c7, c14, 1 @ clean/invalidate L1 D line
253 mcr p15, 0, r0, c7, c5, 0 @ invalidate L1 I cache and BTB
272 mcrne p15, 0, r0, c7, c10, 1 @ clean L1 D line
[all …]
/linux-3.4.99/arch/blackfin/
DKconfig694 bool "Locate interrupt entry code in L1 Memory"
699 into L1 instruction memory. (less latency)
702 …bool "Locate entire ASM lowlevel exception / interrupt - Syscall and CPLB handler code in L1 Memor…
707 (STORE/RESTORE CONTEXT) is linked into L1 instruction memory.
711 bool "Locate frequently called do_irq dispatcher function in L1 Memory"
716 into L1 instruction memory. (less latency)
719 bool "Locate frequently called timer_interrupt() function in L1 Memory"
724 into L1 instruction memory. (less latency)
727 bool "Locate frequently idle function in L1 Memory"
732 into L1 instruction memory. (less latency)
[all …]
/linux-3.4.99/tools/perf/util/
Dparse-events.l81 L1-dcache|l1-d|l1d|L1-data |
82 L1-icache|l1-i|l1i|L1-instruction |
/linux-3.4.99/arch/hexagon/lib/
Dmemset.S172 if (r2==#0) jump:nt .L1
199 if (p1) jump .L1
210 if (p0.new) jump:nt .L1
221 if (p0.new) jump:nt .L1
297 .L1: label
/linux-3.4.99/arch/c6x/kernel/
Dhead.S61 CMPEQ .L1 A10,A0,A0
84 L1: BNOP .S2 L1,5 label
/linux-3.4.99/drivers/net/ethernet/adi/
DKconfig37 bool "Use L1 memory for rx/tx packets"
41 To get maximum network performance, you should use L1 memory as rx/tx
42 buffers. Say N here if you want to reserve L1 memory for other uses.
/linux-3.4.99/arch/m68k/fpsp040/
Dsetox.S104 | 3.1 R := X + N*L1, where L1 := single-precision(-log2/64).
105 | 3.2 R := R + N*L2, L2 := extended-precision(-log2/64 - L1).
106 | Notes: a) The way L1 and L2 are chosen ensures L1+L2 approximate
108 | b) N*L1 is exact because N is no longer than 22 bits and
109 | L1 is no longer than 24 bits.
110 | c) The calculation X+N*L1 is also exact due to cancellation.
111 | Thus, R is practically X+N(L1+L2) to full 64 bits.
505 fmuls #0xBC317218,%fp0 | ...N * L1, L1 = lead(-log2/64)
506 fmulx L2,%fp2 | ...N * L2, L1+L2 = -log2/64
507 faddx %fp1,%fp0 | ...X + N*L1
[all …]
/linux-3.4.99/drivers/pci/pcie/
DKconfig40 state L0/L0s/L1.
73 Enable PCI Express ASPM L0s and L1 where possible, even if the
80 Disable PCI Express ASPM L0s and L1, even if the BIOS enabled them.
/linux-3.4.99/arch/m68k/lib/
Ddivsi3.S98 jpl L1
105 L1: movel sp@(8), d0 /* d0 = dividend */ label
Dudivsi3.S149 L1: addl d0,d0 | shift reg pair (p,a) one bit left label
157 jcc L1
/linux-3.4.99/arch/m68k/platform/68328/
Dhead-ram.S83 L1: label
86 bhi L1
Dhead-pilot.S145 L1: label
148 bhi L1
/linux-3.4.99/arch/alpha/boot/
Dbootp.c65 #define L1 ((unsigned long *) 0x200802000) macro
77 pcb_va->ptbr = L1[1] >> 32; in pal_init()
Dmain.c60 #define L1 ((unsigned long *) 0x200802000) macro
72 pcb_va->ptbr = L1[1] >> 32; in pal_init()
/linux-3.4.99/arch/arm/mach-omap2/
Dsram242x.S54 str r3, [r2] @ go to L1-freq operation
57 mov r9, #0x1 @ set up for L1 voltage call
116 orr r5, r5, r9 @ bulld value for L0/L1-volt operation.
120 str r5, [r4] @ Force transition to L1
211 orr r8, r8, r9 @ bulld value for L0/L1-volt operation.
215 str r8, [r10] @ Force transition to L1
Dsram243x.S54 str r3, [r2] @ go to L1-freq operation
57 mov r9, #0x1 @ set up for L1 voltage call
116 orr r5, r5, r9 @ bulld value for L0/L1-volt operation.
120 str r5, [r4] @ Force transition to L1
211 orr r8, r8, r9 @ bulld value for L0/L1-volt operation.
215 str r8, [r10] @ Force transition to L1
/linux-3.4.99/drivers/net/ethernet/atheros/
DKconfig34 tristate "Atheros/Attansic L1 Gigabit Ethernet support"
40 This driver supports the Atheros/Attansic L1 gigabit ethernet
/linux-3.4.99/arch/blackfin/kernel/cplb-mpu/
DMakefile8 -ffixed-L0 -ffixed-L1 -ffixed-L2 -ffixed-L3 \
/linux-3.4.99/arch/blackfin/kernel/cplb-nompu/
DMakefile8 -ffixed-L0 -ffixed-L1 -ffixed-L2 -ffixed-L3 \
/linux-3.4.99/arch/arm/mach-exynos/include/mach/
Dcpufreq.h14 L0, L1, L2, L3, L4, enumerator
/linux-3.4.99/arch/arm/mach-s5p64x0/
Dclock.c65 L1 = 266*1000, enumerator
72 {L1 * 1000, (1 << ARM_DIV_RATIO_SHIFT), (1 << S5P64X0_CLKDIV0_HCLK_SHIFT)},

12345