Searched refs:INT_CLK (Results 1 – 2 of 2) sorted by relevance
140 #define INT_CLK 24576 /* CLK while int_clk =2.456MHz and divide = 100 */ macro
98 #define INT_CLK 24576 /* CLK while int_clk =2.456MHz and divide = 100 */ macro