Home
last modified time | relevance | path

Searched refs:CM_CLKSEL2 (Results 1 – 8 of 8) sorted by relevance

/linux-3.4.99/arch/arm/mach-omap2/
Dclkt2xxx_dpllcore.c57 v = omap2_cm_read_mod_reg(PLL_MOD, CM_CLKSEL2); in omap2xxx_clk_get_core_rate()
76 core_clk_src = omap2_cm_read_mod_reg(PLL_MOD, CM_CLKSEL2); in omap2_dpllcore_round_rate()
114 mult = omap2_cm_read_mod_reg(PLL_MOD, CM_CLKSEL2); in omap2_reprogram_dpllcore()
139 tmpset.cm_clksel2_pll = omap2_cm_read_mod_reg(PLL_MOD, CM_CLKSEL2); in omap2_reprogram_dpllcore()
Dcm2xxx_3xxx.h66 #define CM_CLKSEL2 0x0044 macro
87 #define OMAP3430_CM_CLKSEL2_PLL CM_CLKSEL2
88 #define OMAP3430_CM_SLEEPDEP CM_CLKSEL2
Dclock2420_data.c884 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
908 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
932 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
956 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
980 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1004 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1028 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1052 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1076 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1100 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
[all …]
Dclock2430_data.c871 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
895 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
919 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
943 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
967 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
991 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1015 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1039 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1063 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
1087 .clksel_reg = OMAP_CM_REGADDR(CORE_MOD, CM_CLKSEL2),
[all …]
Dcm2xxx_3xxx.c311 omap2_cm_read_mod_reg(OMAP3430_IVA2_MOD, CM_CLKSEL2); in omap3_cm_save_context()
442 CM_CLKSEL2); in omap3_cm_restore_context()
Dsram242x.S132 .word OMAP2420_CM_REGADDR(PLL_MOD, CM_CLKSEL2)
227 .word OMAP2420_CM_REGADDR(PLL_MOD, CM_CLKSEL2)
Dsram243x.S132 .word OMAP2430_CM_REGADDR(PLL_MOD, CM_CLKSEL2)
227 .word OMAP2430_CM_REGADDR(PLL_MOD, CM_CLKSEL2)
Dclock3xxx_data.c566 .mult_div1_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL2),
588 .mult_div1_reg = OMAP_CM_REGADDR(PLL_MOD, CM_CLKSEL2),