Searched refs:viafb_read_reg (Results 1 – 6 of 6) sorted by relevance
/linux-2.6.39/drivers/video/via/ |
D | dvi.c | 73 sr2a = viafb_read_reg(VIASR, SR2A); in viafb_tmds_trasmitter_identify() 80 sr2a = viafb_read_reg(VIASR, SR2A); in viafb_tmds_trasmitter_identify() 83 sr1e = viafb_read_reg(VIASR, SR1E); in viafb_tmds_trasmitter_identify() 89 sr1e = viafb_read_reg(VIASR, SR1E); in viafb_tmds_trasmitter_identify() 94 sr3e = viafb_read_reg(VIASR, SR3E); in viafb_tmds_trasmitter_identify() 228 RegSR1E = viafb_read_reg(VIASR, SR1E); in viafb_dvi_sense() 232 RegCR6B = viafb_read_reg(VIACR, CR6B); in viafb_dvi_sense() 237 RegCR91 = viafb_read_reg(VIACR, CR91); in viafb_dvi_sense() 244 RegCR93 = viafb_read_reg(VIACR, CR93); in viafb_dvi_sense() 248 RegSR1E = viafb_read_reg(VIASR, SR1E); in viafb_dvi_sense() [all …]
|
D | via_utility.c | 165 sr1a = (unsigned int)viafb_read_reg(VIASR, SR1A); in viafb_set_gamma_table() 220 sr1a = viafb_read_reg(VIASR, SR1A); in viafb_get_gamma_table()
|
D | viafbdev.c | 1124 (viafb_read_reg(VIASR, SR2A) & BIT5) >> 4 | in viafb_dvp0_proc_show() 1125 (viafb_read_reg(VIASR, SR1B) & BIT1) >> 1; in viafb_dvp0_proc_show() 1127 (viafb_read_reg(VIASR, SR2A) & BIT4) >> 3 | in viafb_dvp0_proc_show() 1128 (viafb_read_reg(VIASR, SR1E) & BIT2) >> 2; in viafb_dvp0_proc_show() 1129 dvp0 = viafb_read_reg(VIACR, CR96) & 0x0f; in viafb_dvp0_proc_show() 1197 dvp1 = viafb_read_reg(VIACR, CR9B) & 0x0f; in viafb_dvp1_proc_show() 1198 dvp1_data_dri = (viafb_read_reg(VIASR, SR65) & 0x0c) >> 2; in viafb_dvp1_proc_show() 1199 dvp1_clk_dri = viafb_read_reg(VIASR, SR65) & 0x03; in viafb_dvp1_proc_show() 1261 dfp_high = viafb_read_reg(VIACR, CR97) & 0x0f; in viafb_dfph_proc_show() 1300 dfp_low = viafb_read_reg(VIACR, CR99) & 0x0f; in viafb_dfpl_proc_show()
|
D | lcd.c | 200 viafb_read_reg(VIACR, CR3F) & 0x0F; in fp_id_to_vindex() 477 cr67 = viafb_read_reg(VIACR, CR67) & 0xFC; in via_pitch_alignment_patch_lcd() 485 cr67 = viafb_read_reg(VIACR, CR67) & 0xF3; in via_pitch_alignment_patch_lcd() 495 cr35 = viafb_read_reg(VIACR, CR35) & 0x1F; in via_pitch_alignment_patch_lcd()
|
D | hw.c | 2128 tmp = viafb_read_reg(VIACR, CR4F); in init_gfx_chip_info() 2130 if (viafb_read_reg(VIACR, CR4F) != 0x55) in init_gfx_chip_info() 2141 tmp = viafb_read_reg(VIASR, SR43); in init_gfx_chip_info() 2269 tmp = viafb_read_reg(VIACR, CR6A); in viafb_init_dac() 2471 viafb_read_reg(VIACR, CR02) - 1); in viafb_setmode()
|
D | hw.h | 31 #define viafb_read_reg(p, i) via_read_reg(p, i) macro
|