Home
last modified time | relevance | path

Searched refs:via_write_reg (Results 1 – 6 of 6) sorted by relevance

/linux-2.6.39/drivers/video/via/
Dvia_modesetting.c35 via_write_reg(VIACR, 0x0D, addr & 0xFF); in via_set_primary_address()
36 via_write_reg(VIACR, 0x0C, (addr >> 8) & 0xFF); in via_set_primary_address()
37 via_write_reg(VIACR, 0x34, (addr >> 16) & 0xFF); in via_set_primary_address()
46 via_write_reg(VIACR, 0x63, (addr >> 10) & 0xFF); in via_set_secondary_address()
47 via_write_reg(VIACR, 0x64, (addr >> 18) & 0xFF); in via_set_secondary_address()
58 via_write_reg(VIACR, 0x13, pitch & 0xFF); in via_set_primary_pitch()
66 via_write_reg(VIACR, 0x66, pitch & 0xFF); in via_set_secondary_pitch()
Dhw.c1698 via_write_reg(VIASR, SR46, (clk & 0x00FF)); in viafb_set_vclock()
1699 via_write_reg(VIASR, SR47, (clk & 0xFF00) >> 8); in viafb_set_vclock()
1713 via_write_reg(VIASR, SR44, (clk & 0x0000FF)); in viafb_set_vclock()
1714 via_write_reg(VIASR, SR45, (clk & 0x00FF00) >> 8); in viafb_set_vclock()
1715 via_write_reg(VIASR, SR46, (clk & 0xFF0000) >> 16); in viafb_set_vclock()
1725 via_write_reg(VIASR, SR44, (clk & 0x00FF)); in viafb_set_vclock()
1726 via_write_reg(VIASR, SR45, (clk & 0xFF00) >> 8); in viafb_set_vclock()
1740 via_write_reg(VIASR, SR4A, (clk & 0x0000FF)); in viafb_set_vclock()
1741 via_write_reg(VIASR, SR4B, (clk & 0x00FF00) >> 8); in viafb_set_vclock()
1742 via_write_reg(VIASR, SR4C, (clk & 0xFF0000) >> 16); in viafb_set_vclock()
[all …]
Dvia_i2c.c59 via_write_reg(adap_data->io_port, adap_data->ioport_index, val); in via_i2c_setscl()
111 via_write_reg(adap_data->io_port, adap_data->ioport_index, val); in via_i2c_setsda()
Dvia-gpio.c100 via_write_reg(VIASR, gpio->vg_port_index, reg); in via_gpio_set()
Dhw.h32 #define viafb_write_reg(i, p, d) via_write_reg(p, i, d)
/linux-2.6.39/include/linux/
Dvia-core.h211 static inline void via_write_reg(u16 port, u8 index, u8 data) in via_write_reg() function