Home
last modified time | relevance | path

Searched refs:X1CLK (Results 1 – 11 of 11) sorted by relevance

/linux-2.6.39/drivers/net/hamradio/
Dz8530.h81 #define X1CLK 0x0 /* x1 clock mode */ macro
Ddmascc.c762 write_scc(priv, R4, SDLC | X1CLK); in scc_open()
Dscc.c800 wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */ in init_channel()
/linux-2.6.39/drivers/tty/serial/
Dzs.h134 #define X1CLK 0x0 /* x1 clock mode */ macro
Dip22zilog.h115 #define X1CLK 0x0 /* x1 clock mode */ macro
Dsunzilog.h107 #define X1CLK 0x0 /* x1 clock mode */ macro
Dpmac_zilog.h216 #define X1CLK 0x0 /* x1 clock mode */ macro
Dpmac_zilog.c839 write_zsreg(uap, 4, X1CLK | MONSYNC); in pmz_fix_zero_bug_scc()
1074 uap->curregs[R4] = X1CLK; in pmz_convert_to_zs()
Dzs.c907 zport->regs[4] |= X1CLK; in zs_set_termios()
/linux-2.6.39/drivers/net/wan/
Dz85230.h102 #define X1CLK 0x0 /* x1 clock mode */ macro
Dz85230.c216 4, SYNC_ENAB|SDLC|X1CLK,
241 4, SYNC_ENAB|SDLC|X1CLK,