Searched refs:X1CLK (Results 1 – 11 of 11) sorted by relevance
/linux-2.6.39/drivers/net/hamradio/ |
D | z8530.h | 81 #define X1CLK 0x0 /* x1 clock mode */ macro
|
D | dmascc.c | 762 write_scc(priv, R4, SDLC | X1CLK); in scc_open()
|
D | scc.c | 800 wr(scc,R4,X1CLK|SDLC); /* *1 clock, SDLC mode */ in init_channel()
|
/linux-2.6.39/drivers/tty/serial/ |
D | zs.h | 134 #define X1CLK 0x0 /* x1 clock mode */ macro
|
D | ip22zilog.h | 115 #define X1CLK 0x0 /* x1 clock mode */ macro
|
D | sunzilog.h | 107 #define X1CLK 0x0 /* x1 clock mode */ macro
|
D | pmac_zilog.h | 216 #define X1CLK 0x0 /* x1 clock mode */ macro
|
D | pmac_zilog.c | 839 write_zsreg(uap, 4, X1CLK | MONSYNC); in pmz_fix_zero_bug_scc() 1074 uap->curregs[R4] = X1CLK; in pmz_convert_to_zs()
|
D | zs.c | 907 zport->regs[4] |= X1CLK; in zs_set_termios()
|
/linux-2.6.39/drivers/net/wan/ |
D | z85230.h | 102 #define X1CLK 0x0 /* x1 clock mode */ macro
|
D | z85230.c | 216 4, SYNC_ENAB|SDLC|X1CLK, 241 4, SYNC_ENAB|SDLC|X1CLK,
|