Home
last modified time | relevance | path

Searched refs:WREG32_PLL_P (Results 1 – 4 of 4) sorted by relevance

/linux-2.6.39/drivers/gpu/drm/radeon/
Dradeon_legacy_crtc.c235 WREG32_PLL_P(RADEON_PPLL_REF_DIV, in radeon_pll_write_update()
262 WREG32_PLL_P(RADEON_P2PLL_REF_DIV, in radeon_pll2_write_update()
828 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, in radeon_set_pll()
832 WREG32_PLL_P(RADEON_P2PLL_CNTL, in radeon_set_pll()
840 WREG32_PLL_P(RADEON_P2PLL_REF_DIV, in radeon_set_pll()
844 WREG32_PLL_P(RADEON_P2PLL_DIV_0, in radeon_set_pll()
848 WREG32_PLL_P(RADEON_P2PLL_DIV_0, in radeon_set_pll()
857 WREG32_PLL_P(RADEON_P2PLL_CNTL, in radeon_set_pll()
876 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, in radeon_set_pll()
909 WREG32_PLL_P(RADEON_VCLK_ECP_CNTL, in radeon_set_pll()
[all …]
Dradeon_legacy_tv.c770 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVCLK_SRC_SEL_TVPLL); in radeon_legacy_tv_mode_set()
772 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVPLL_RESET, ~RADEON_TVPLL_RESET); in radeon_legacy_tv_mode_set()
776 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_RESET); in radeon_legacy_tv_mode_set()
781 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~0xf); in radeon_legacy_tv_mode_set()
782 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, RADEON_TVCLK_SRC_SEL_TVPLL, ~RADEON_TVCLK_SRC_SEL_TVPLL); in radeon_legacy_tv_mode_set()
784 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, (1 << RADEON_TVPDC_SHIFT), ~RADEON_TVPDC_MASK); in radeon_legacy_tv_mode_set()
785 WREG32_PLL_P(RADEON_TV_PLL_CNTL1, 0, ~RADEON_TVPLL_SLEEP); in radeon_legacy_tv_mode_set()
Dradeon.h1321 #define WREG32_PLL_P(reg, val, mask) \ macro
Dradeon_legacy_encoders.c111 WREG32_PLL_P(RADEON_PIXCLKS_CNTL, 0, ~RADEON_PIXCLK_LVDS_ALWAYS_ONb); in radeon_legacy_lvds_update()