Searched refs:SPORT2_RCLKDIV (Results 1 – 4 of 4) sorted by relevance
746 #define SPORT2_RCLKDIV 0xFFC02528 /* SPORT2 Receive Clock Divider */ macro
320 #define bfin_read_SPORT2_RCLKDIV() bfin_read16(SPORT2_RCLKDIV)321 #define bfin_write_SPORT2_RCLKDIV(val) bfin_write16(SPORT2_RCLKDIV, val)
983 #define SPORT2_RCLKDIV 0xffc02528 /* SPORT2 Receive Serial Clock Divider Regis… macro
1683 #define bfin_read_SPORT2_RCLKDIV() bfin_read16(SPORT2_RCLKDIV)1684 #define bfin_write_SPORT2_RCLKDIV(val) bfin_write16(SPORT2_RCLKDIV, val)