Searched refs:SCLK (Results 1 – 13 of 13) sorted by relevance
/linux-2.6.39/drivers/spi/ |
D | spi_lm70llp.c | 79 #define SCLK 0x40 macro 129 parport_write_data(pp->port, data | SCLK); in clkHigh() 135 parport_write_data(pp->port, data & ~SCLK); in clkLow()
|
/linux-2.6.39/Documentation/devicetree/bindings/spi/ |
D | spi_oc_tiny.txt | 9 the input clock to SCLK.
|
/linux-2.6.39/Documentation/hwmon/ |
D | lm70 | 24 the driver accesses the LM70 using SPI communication: 16 SCLK cycles
|
/linux-2.6.39/drivers/staging/comedi/drivers/ |
D | ni_at_ao.c | 72 #define SCLK 0x0002 macro 463 outw(devpriv->cfg2 | SCLK | ((bit & bitstring) ? SDATA : 0), in atao_calib_insn_write()
|
/linux-2.6.39/Documentation/spi/ |
D | spi-lm70llp | 41 D6 8 --> SCLK 3
|
D | spi-summary | 182 physical SPI bus segment, with SCLK, MOSI, and MISO.
|
/linux-2.6.39/drivers/scsi/ |
D | tmscsim.h | 482 #define SCLK BIT19 macro
|
D | ncr53c8xx.h | 807 #define SCLK 0x80 /* Use the PCI clock as SCSI clock */ macro
|
/linux-2.6.39/Documentation/input/ |
D | amijoy.txt | 68 the rising edge of SCLK. MLD output is used to parallel load
|
/linux-2.6.39/drivers/scsi/sym53c8xx_2/ |
D | sym_defs.h | 281 #define SCLK 0x80 /* Use the PCI clock as SCSI clock */ macro
|
D | sym_hipd.c | 459 OUTB(np, nc_stest1, SCLK); /* Use the PCI clock as SCSI clock */
|
/linux-2.6.39/arch/blackfin/ |
D | Kconfig | 513 bool "Provide accurate Timings based on target SCLK" 1213 The PLL and system clock (SCLK) continue to operate at a very low 1218 normal during Sleep Deeper, due to the reduced SCLK frequency. 1228 The PLL and system clock (SCLK), however, continue to operate in
|
/linux-2.6.39/Documentation/watchdog/ |
D | watchdog-parameters.txt | 64 timeout: Watchdog timeout in seconds. (1<=timeout<=((2^32)/SCLK), default=20)
|