Home
last modified time | relevance | path

Searched refs:SCLK (Results 1 – 13 of 13) sorted by relevance

/linux-2.6.39/drivers/spi/
Dspi_lm70llp.c79 #define SCLK 0x40 macro
129 parport_write_data(pp->port, data | SCLK); in clkHigh()
135 parport_write_data(pp->port, data & ~SCLK); in clkLow()
/linux-2.6.39/Documentation/devicetree/bindings/spi/
Dspi_oc_tiny.txt9 the input clock to SCLK.
/linux-2.6.39/Documentation/hwmon/
Dlm7024 the driver accesses the LM70 using SPI communication: 16 SCLK cycles
/linux-2.6.39/drivers/staging/comedi/drivers/
Dni_at_ao.c72 #define SCLK 0x0002 macro
463 outw(devpriv->cfg2 | SCLK | ((bit & bitstring) ? SDATA : 0), in atao_calib_insn_write()
/linux-2.6.39/Documentation/spi/
Dspi-lm70llp41 D6 8 --> SCLK 3
Dspi-summary182 physical SPI bus segment, with SCLK, MOSI, and MISO.
/linux-2.6.39/drivers/scsi/
Dtmscsim.h482 #define SCLK BIT19 macro
Dncr53c8xx.h807 #define SCLK 0x80 /* Use the PCI clock as SCSI clock */ macro
/linux-2.6.39/Documentation/input/
Damijoy.txt68 the rising edge of SCLK. MLD output is used to parallel load
/linux-2.6.39/drivers/scsi/sym53c8xx_2/
Dsym_defs.h281 #define SCLK 0x80 /* Use the PCI clock as SCSI clock */ macro
Dsym_hipd.c459 OUTB(np, nc_stest1, SCLK); /* Use the PCI clock as SCSI clock */
/linux-2.6.39/arch/blackfin/
DKconfig513 bool "Provide accurate Timings based on target SCLK"
1213 The PLL and system clock (SCLK) continue to operate at a very low
1218 normal during Sleep Deeper, due to the reduced SCLK frequency.
1228 The PLL and system clock (SCLK), however, continue to operate in
/linux-2.6.39/Documentation/watchdog/
Dwatchdog-parameters.txt64 timeout: Watchdog timeout in seconds. (1<=timeout<=((2^32)/SCLK), default=20)