Home
last modified time | relevance | path

Searched refs:S5P_VA_L2CC (Results 1 – 3 of 3) sorted by relevance

/linux-2.6.39/arch/arm/mach-exynos4/
Dcpu.c66 .virtual = (unsigned long)S5P_VA_L2CC,
189 __raw_writel(0x110, S5P_VA_L2CC + L2X0_TAG_LATENCY_CTRL); in exynos4_l2x0_cache_init()
190 __raw_writel(0x110, S5P_VA_L2CC + L2X0_DATA_LATENCY_CTRL); in exynos4_l2x0_cache_init()
193 __raw_writel(0x30000007, S5P_VA_L2CC + L2X0_PREFETCH_CTRL); in exynos4_l2x0_cache_init()
197 S5P_VA_L2CC + L2X0_POWER_CTRL); in exynos4_l2x0_cache_init()
199 l2x0_init(S5P_VA_L2CC, 0x7C470001, 0xC200ffff); in exynos4_l2x0_cache_init()
Dpm.c275 SAVE_ITEM(S5P_VA_L2CC + L2X0_TAG_LATENCY_CTRL),
276 SAVE_ITEM(S5P_VA_L2CC + L2X0_DATA_LATENCY_CTRL),
277 SAVE_ITEM(S5P_VA_L2CC + L2X0_PREFETCH_CTRL),
278 SAVE_ITEM(S5P_VA_L2CC + L2X0_POWER_CTRL),
279 SAVE_ITEM(S5P_VA_L2CC + L2X0_AUX_CTRL),
395 writel_relaxed(1, S5P_VA_L2CC + L2X0_CTRL); in exynos4_pm_resume()
/linux-2.6.39/arch/arm/plat-s5p/include/plat/
Dmap-s5p.h30 #define S5P_VA_L2CC S3C_ADDR(0x02600000) macro