Home
last modified time | relevance | path

Searched refs:PLLCR (Results 1 – 12 of 12) sorted by relevance

/linux-2.6.39/arch/sh/kernel/cpu/sh4a/
Dclock-sh7722.c35 #define PLLCR 0xa4150024 macro
56 if (__raw_readl(PLLCR) & 0x1000) in dll_recalc()
79 if (__raw_readl(PLLCR) & 0x4000) in pll_recalc()
260 if (__raw_readl(PLLCR) & 0x1000) in arch_clk_init()
Dclock-sh7343.c32 #define PLLCR 0xa4150024 macro
56 if (__raw_readl(PLLCR) & 0x1000) in dll_recalc()
78 if (__raw_readl(PLLCR) & 0x4000) in pll_recalc()
286 if (__raw_readl(PLLCR) & 0x1000) in arch_clk_init()
Dclock-sh7366.c32 #define PLLCR 0xa4150024 macro
56 if (__raw_readl(PLLCR) & 0x1000) in dll_recalc()
79 if (__raw_readl(PLLCR) & 0x4000) in pll_recalc()
275 if (__raw_readl(PLLCR) & 0x1000) in arch_clk_init()
Dclock-sh7723.c36 #define PLLCR 0xa4150024 macro
57 if (__raw_readl(PLLCR) & 0x1000) in dll_recalc()
80 if (__raw_readl(PLLCR) & 0x4000) in pll_recalc()
336 if (__raw_readl(PLLCR) & 0x1000) in arch_clk_init()
Dclock-sh7724.c37 #define PLLCR 0xa4150024 macro
61 if (__raw_readl(PLLCR) & 0x1000) in fll_recalc()
84 if (__raw_readl(PLLCR) & 0x4000) in pll_recalc()
393 if (__raw_readl(PLLCR) & 0x1000) in arch_clk_init()
/linux-2.6.39/arch/sh/include/cpu-sh4/cpu/
Dfreq.h28 #define PLLCR 0xffc80024 macro
/linux-2.6.39/arch/m68k/platform/68360/
Dhead-rom.S61 #define PLLCR (_dprbase + REGB + 0x0010) macro
150 move.w #MCU_SIM_PLLCR, PLLCR
Dhead-ram.S49 #define PLLCR (_dprbase + REGB + 0x0010) macro
135 move.w #MCU_SIM_PLLCR, PLLCR
/linux-2.6.39/arch/h8300/include/asm/
Dregs267x.h255 #define PLLCR 0xFFFF45 macro
/linux-2.6.39/arch/m68k/include/asm/
DMC68EZ328.h151 #define PLLCR WORD_REF(PLLCR_ADDR) macro
DMC68328.h189 #define PLLCR WORD_REF(PLLCR_ADDR) macro
DMC68VZ328.h154 #define PLLCR WORD_REF(PLLCR_ADDR) macro