Searched refs:CTRL1 (Results 1 – 7 of 7) sorted by relevance
| /linux-2.6.39/drivers/net/arm/ |
| D | am79c961a.h | 73 #define CTRL1 5 macro
|
| D | am79c961a.c | 391 write_rreg(dev->base_addr, CTRL1, CTRL1_SPND); in am79c961_setmulticastlist()
396 while ((read_rreg(dev->base_addr, CTRL1) & CTRL1_SPND) == 0) { in am79c961_setmulticastlist()
418 write_rreg(dev->base_addr, CTRL1, 0); in am79c961_setmulticastlist()
|
| /linux-2.6.39/drivers/net/ixgb/ |
| D | ixgb_hw.c | 106 IXGB_WRITE_REG(hw, CTRL1, ctrl_reg); in ixgb_mac_reset()
317 IXGB_WRITE_REG_IO(hw, CTRL1, IXGB_CTRL1_EE_RST); in ixgb_init_hw()
319 IXGB_WRITE_REG(hw, CTRL1, IXGB_CTRL1_EE_RST); in ixgb_init_hw()
|
| D | ixgb_ethtool.c | 286 *reg++ = IXGB_READ_REG(hw, CTRL1); /* 1 */ in ixgb_get_regs()
|
| /linux-2.6.39/drivers/net/ |
| D | amd8111e.h | 64 #define CTRL1 0x6C /* Control1 register */ macro
|
| D | amd8111e.c | 462 reg_val = readl(mmio + CTRL1); in amd8111e_restart()
464 writel( reg_val| XMTSP_128 | CACHE_ALIGN, mmio + CTRL1 ); in amd8111e_restart()
603 writel(CTRL1_DEFAULT, mmio + CTRL1); in amd8111e_init_hw_default()
|
| /linux-2.6.39/drivers/media/video/ |
| D | ov2640.c | 94 #define CTRL1 0xC3 /* DSP Module enable 1 */ macro
|