Home
last modified time | relevance | path

Searched refs:CRD2 (Results 1 – 5 of 5) sorted by relevance

/linux-2.6.39/drivers/video/via/
Dlcd.c666 viafb_write_reg_mask(CRD2, VIACR, 0x80, BIT7); in integrated_lvds_disable()
672 viafb_write_reg_mask(CRD2, VIACR, 0x40, BIT6); in integrated_lvds_disable()
678 viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
691 viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT0 + BIT1); in integrated_lvds_enable()
693 viafb_write_reg_mask(CRD2, VIACR, 0x03, BIT0 + BIT1); in integrated_lvds_enable()
721 viafb_write_reg_mask(CRD2, VIACR, 0, BIT7); in integrated_lvds_enable()
727 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6); in integrated_lvds_enable()
733 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
Ddvi.c477 viafb_write_reg(CRD2, VIACR, in viafb_dvi_disable()
478 viafb_read_reg(VIACR, CRD2) | 0x08); in viafb_dvi_disable()
615 viafb_write_reg_mask(CRD2, VIACR, 0, BIT3); in viafb_dvi_enable()
Dhw.c2304 viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5); in set_display_channel()
2308 viafb_write_reg_mask(CRD2, VIACR, 0x10, BIT4 + BIT5); in set_display_channel()
2311 viafb_write_reg_mask(CRD2, VIACR, 0x30, BIT4 + BIT5); in set_display_channel()
2316 viafb_write_reg_mask(CRD2, VIACR, 0x20, BIT4 + BIT5); in set_display_channel()
2319 viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT4 + BIT5); in set_display_channel()
Dshare.h258 #define CRD2 0xD2 macro
Dviamode.c232 {VIACR, CRD2, 0xFF, 0xFF} /* TMDS/LVDS control register. */