Home
last modified time | relevance | path

Searched refs:BIT6 (Results 1 – 25 of 37) sorted by relevance

12

/linux-2.6.39/drivers/scsi/
Dtmscsim.h185 #define BIT6 0x00000040 macro
212 #define SRB_START_ BIT6 /*;arbitration+msg_out+command_out*/
240 #define DATAIN BIT6
390 #define ILLEGAL_OP_ERR BIT6
399 #define INVALID_CMD BIT6
423 #define DIS_INT_ON_SCSI_RST BIT6
428 #define EN_FEATURE BIT6
433 #define EN_QTAG_MSG BIT6
441 #define EATER_35NS BIT6
442 #define EATER_0NS (BIT7+BIT6)
[all …]
Ddc395x.h69 #define BIT6 0x00000040 macro
137 #define DATAIN BIT6
179 #define EN_ATN_STOP BIT6
/linux-2.6.39/drivers/staging/vt6655/
D80211hdr.h44 #define BIT6 0x00000040 macro
166 #define WLAN_GET_FC_FSTYPE(n) ((((unsigned short)(n) >> 8) & (BIT4|BIT5|BIT6|BIT7)) >> 4)
188 #define WLAN_GET_CAP_INFO_PBCC(n) ((((n) >> 8) & BIT6) >> 6)
201 #define WLAN_GET_FC_FSTYPE(n) ((((unsigned short)(n)) & (BIT4|BIT5|BIT6|BIT7)) >> 4)
224 #define WLAN_GET_CAP_INFO_PBCC(n) (((n) & BIT6) >> 6)
Dhostap.h42 #define WLAN_RATE_12M BIT6
/linux-2.6.39/drivers/staging/vt6656/
D80211hdr.h42 #define BIT6 0x00000040 macro
163 & (BIT4|BIT5|BIT6|BIT7)) >> 4)
185 #define WLAN_GET_CAP_INFO_PBCC(n) ((((n) >> 8) & BIT6) >> 6)
197 #define WLAN_GET_FC_FSTYPE(n) ((((WORD)(n)) & (BIT4|BIT5|BIT6|BIT7)) >> 4)
218 #define WLAN_GET_CAP_INFO_PBCC(n) (((n) & BIT6) >> 6)
Dhostap.h42 #define WLAN_RATE_12M BIT6
/linux-2.6.39/drivers/staging/rtl8192e/
Dr8192E_hw.h264 #define IMR_MGNTDOK BIT6 // Management Queue DMA OK Interrupt
279 #define TPPoll_MQ BIT6 // Management queue polling
326 #define AcmHw_VoqStatus BIT6
412 #define RRSR_12M BIT6
/linux-2.6.39/drivers/video/via/
Dlcd.c401 viafb_write_reg_mask(CRA2, VIACR, 0xC0, BIT7 + BIT6); in load_lcd_scaling()
650 viafb_write_reg_mask(CRD3, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
659 viafb_write_reg_mask(CR91, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
672 viafb_write_reg_mask(CRD2, VIACR, 0x40, BIT6); in integrated_lvds_disable()
678 viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7); in integrated_lvds_disable()
702 viafb_write_reg_mask(CR91, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
711 viafb_write_reg_mask(CRD3, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
727 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6); in integrated_lvds_enable()
733 viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7); in integrated_lvds_enable()
Dhw.c1172 viafb_write_reg_mask(CR09, VIACR, 0x40, BIT6); in load_fix_bit_crtc_reg()
2037 viafb_write_reg_mask(CR11, VIACR, 0x00, BIT4 + BIT5 + BIT6); in viafb_fill_crtc_timing()
2260 viafb_write_reg_mask(SR1B, VIASR, 0x00, BIT7 + BIT6); in viafb_init_dac()
2267 viafb_write_reg_mask(SR1B, VIASR, 0xC0, BIT7 + BIT6); in viafb_init_dac()
2271 viafb_write_reg_mask(CR6A, VIACR, 0x40, BIT6); in viafb_init_dac()
2624 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6); in enable_second_display_channel()
2626 viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6); in enable_second_display_channel()
2632 viafb_write_reg_mask(CR6A, VIACR, 0x00, BIT6); in disable_second_display_channel()
2634 viafb_write_reg_mask(CR6A, VIACR, BIT6, BIT6); in disable_second_display_channel()
Ddvi.c84 viafb_write_reg_mask(SR1E, VIASR, 0xC0, BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
91 BIT5 + BIT6 + BIT7); in viafb_tmds_trasmitter_identify()
580 viafb_write_reg_mask(CR88, VIACR, 0x00, BIT6 + BIT0); in viafb_dvi_enable()
/linux-2.6.39/arch/arm/mach-integrator/include/mach/
Dbits.h32 #define BIT6 0x00000040 macro
/linux-2.6.39/drivers/staging/keucr/
Dsmilecc.c39 #define BIT6 0x40 macro
103 if ((a&BIT6)!=0)
/linux-2.6.39/drivers/staging/rtl8192u/
Dr8192U_hw.h235 #define AcmHw_VoqStatus BIT6
313 #define RRSR_12M BIT6
/linux-2.6.39/drivers/char/pcmcia/
Dsynclink_cs.c301 #define IRQ_EXITHUNT BIT6 // receive frame start
302 #define IRQ_RXTIME BIT6 // rx char timeout
309 #define XFW BIT6 // transmit FIFO write enable
672 #define CMD_RXRESET BIT6 // receiver reset
921 if (status & (BIT7 + BIT6)) { in rx_ready_async()
935 else if (status & BIT6) in rx_ready_async()
1479 info->read_status_mask |= BIT7 | BIT6; in mgslpc_change_params()
1481 info->ignore_status_mask |= BIT7 | BIT6; in mgslpc_change_params()
2187 set_reg_bits(info, CHA+DAFO, BIT6); in mgslpc_break()
2189 clear_reg_bits(info, CHA+DAFO, BIT6); in mgslpc_break()
[all …]
/linux-2.6.39/drivers/net/hamradio/
Dz8530.h117 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux-2.6.39/drivers/tty/serial/
Dzs.h172 #define BIT6 1 /* 6 bit/8bit sync */ macro
Dip22zilog.h153 #define BIT6 1 /* 6 bit/8bit sync */ macro
Dsunzilog.h155 #define BIT6 1 /* 6 bit/8bit sync */ macro
Dpmac_zilog.h257 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux-2.6.39/drivers/tty/
Dsynclinkmp.c418 #define RXINTE BIT6
424 #define IDLE BIT6
437 #define PMP BIT6
438 #define SHRT BIT6
2609 if (timerstatus0 & (BIT7 | BIT6)) in synclinkmp_interrupt()
2613 if (timerstatus1 & (BIT7 | BIT6)) in synclinkmp_interrupt()
4441 RegValue=BIT6; in async_mode()
4450 RegValue=BIT6; in async_mode()
4578 case HDLC_ENCODING_BIPHASE_SPACE: RegValue |= BIT7 + BIT6; break; /* aka FM0 */ in hdlc_mode()
4606 RegValue |= BIT6; in hdlc_mode()
[all …]
Dsynclink_gt.c423 #define IRQ_CTS BIT6
1426 value |= BIT6; in set_break()
1428 value &= ~BIT6; in set_break()
4014 wr_reg32(info, RDCSR, BIT6); in rx_start()
4027 wr_reg32(info, RDCSR, (BIT6 + BIT2 + BIT0)); in rx_start()
4324 val |= BIT6; in sync_mode()
4416 val |= BIT6 + BIT5; /* 011, txclk = BRG/16 */ in sync_mode()
4418 val |= BIT6; /* 010, txclk = BRG */ in sync_mode()
4447 val = BIT7 + BIT6; break; in sync_mode()
4448 default: val = BIT6; // NRZ encodings in sync_mode()
[all …]
/linux-2.6.39/include/linux/
Dsynclink.h24 #define BIT6 0x0040 macro
/linux-2.6.39/drivers/net/wan/
Dz85230.h138 #define BIT6 1 /* 6 bit/8bit sync */ macro
/linux-2.6.39/drivers/staging/rtl8187se/
Dr8180_rtl8225z2.c903 write_nic_byte(dev, 0x24E, (u1bTmp & (~(BIT5 | BIT6)))); in SetZebraRFPowerState8185()
964 (u1bTmp | BIT5 | BIT6)); in SetZebraRFPowerState8185()
1024 write_nic_byte(dev, 0x24E, (u1bTmp | BIT5 | BIT6)); in SetZebraRFPowerState8185()
Dr8180_hw.h30 #define BIT6 0x00000040 macro

12