Searched refs:BANK_SELECT (Results 1 – 9 of 9) sorted by relevance
/linux-2.6.39/drivers/net/ |
D | smc9194.h | 60 #define BANK_SELECT 14 macro 204 #define SMC_SELECT_BANK(x) { outw( x, ioaddr + BANK_SELECT ); }
|
D | smc9194.c | 894 bank = inw( ioaddr + BANK_SELECT ); in smc_probe() 901 outw( 0x0, ioaddr + BANK_SELECT ); in smc_probe() 902 bank = inw( ioaddr + BANK_SELECT ); in smc_probe() 1389 saved_bank = inw( ioaddr + BANK_SELECT ); in smc_interrupt()
|
D | smc91x.h | 544 #define BANK_SELECT (14 << SMC_IO_SHIFT) macro 987 #define SMC_CURRENT_BANK(lp) SMC_inw(ioaddr, BANK_SELECT) 994 SMC_outw(x, ioaddr, BANK_SELECT); \
|
/linux-2.6.39/drivers/net/pcmcia/ |
D | smc91c92_cs.c | 146 #define BANK_SELECT 14 /* Window select register. */ macro 147 #define SMC_SELECT_BANK(x) { outw(x, ioaddr + BANK_SELECT); } 772 if (inw(ioaddr + BANK_SELECT) >> 8 != 0x33) { in check_sig() 789 if ((inw(ioaddr + BANK_SELECT) >> 8 == 0x33) && in check_sig() 1037 save = inw(ioaddr + BANK_SELECT); in smc_dump() 1045 outw(save, ioaddr + BANK_SELECT); in smc_dump() 1055 dev->name, dev, inw(dev->base_addr + BANK_SELECT)); in smc_open() 1093 dev->name, inw(ioaddr + BANK_SELECT)); in smc_close() 1366 saved_bank = inw(ioaddr + BANK_SELECT); in smc_interrupt() 1623 saved_bank = inw(ioaddr + BANK_SELECT); in smc_set_xcvr() [all …]
|
/linux-2.6.39/drivers/gpu/drm/radeon/ |
D | rv770d.h | 347 #define BANK_SELECT(x) ((x) << 0) macro
|
D | nid.h | 68 #define BANK_SELECT(x) ((x) << 0) macro
|
D | rv770.c | 137 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_enable() 178 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_pcie_gart_disable() 216 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in rv770_agp_enable()
|
D | evergreend.h | 406 #define BANK_SELECT(x) ((x) << 0) macro
|
D | evergreen.c | 859 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_pcie_gart_enable() 905 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_pcie_gart_disable() 942 WREG32(VM_L2_CNTL3, BANK_SELECT(0) | CACHE_UPDATE_MODE(2)); in evergreen_agp_enable()
|