Home
last modified time | relevance | path

Searched refs:AT91_BASE_SYS (Results 1 – 25 of 28) sorted by relevance

12

/linux-2.6.39/arch/arm/mach-at91/include/mach/
Dat91sam9263.h75 #define AT91_BASE_SYS 0xffffe000 macro
80 #define AT91_ECC0 (0xffffe000 - AT91_BASE_SYS)
81 #define AT91_SDRAMC0 (0xffffe200 - AT91_BASE_SYS)
82 #define AT91_SMC0 (0xffffe400 - AT91_BASE_SYS)
83 #define AT91_ECC1 (0xffffe600 - AT91_BASE_SYS)
84 #define AT91_SDRAMC1 (0xffffe800 - AT91_BASE_SYS)
85 #define AT91_SMC1 (0xffffea00 - AT91_BASE_SYS)
86 #define AT91_MATRIX (0xffffec00 - AT91_BASE_SYS)
87 #define AT91_CCFG (0xffffed10 - AT91_BASE_SYS)
88 #define AT91_DBGU (0xffffee00 - AT91_BASE_SYS)
[all …]
Dat91sam9rl.h69 #define AT91_BASE_SYS 0xffffc000 macro
75 #define AT91_DMA (0xffffe600 - AT91_BASE_SYS)
76 #define AT91_ECC (0xffffe800 - AT91_BASE_SYS)
77 #define AT91_SDRAMC0 (0xffffea00 - AT91_BASE_SYS)
78 #define AT91_SMC (0xffffec00 - AT91_BASE_SYS)
79 #define AT91_MATRIX (0xffffee00 - AT91_BASE_SYS)
80 #define AT91_CCFG (0xffffef10 - AT91_BASE_SYS)
81 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS)
82 #define AT91_DBGU (0xfffff200 - AT91_BASE_SYS)
83 #define AT91_PIOA (0xfffff400 - AT91_BASE_SYS)
[all …]
Dat91cap9.h80 #define AT91_BASE_SYS 0xffffe200 macro
85 #define AT91_ECC (0xffffe200 - AT91_BASE_SYS)
86 #define AT91_BCRAMC (0xffffe400 - AT91_BASE_SYS)
87 #define AT91_DDRSDRC0 (0xffffe600 - AT91_BASE_SYS)
88 #define AT91_SMC (0xffffe800 - AT91_BASE_SYS)
89 #define AT91_MATRIX (0xffffea00 - AT91_BASE_SYS)
90 #define AT91_CCFG (0xffffeb10 - AT91_BASE_SYS)
91 #define AT91_DMA (0xffffec00 - AT91_BASE_SYS)
92 #define AT91_DBGU (0xffffee00 - AT91_BASE_SYS)
93 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS)
[all …]
Dat91sam9g45.h87 #define AT91_BASE_SYS 0xffffe200 macro
92 #define AT91_ECC (0xffffe200 - AT91_BASE_SYS)
93 #define AT91_DDRSDRC1 (0xffffe400 - AT91_BASE_SYS)
94 #define AT91_DDRSDRC0 (0xffffe600 - AT91_BASE_SYS)
95 #define AT91_SMC (0xffffe800 - AT91_BASE_SYS)
96 #define AT91_MATRIX (0xffffea00 - AT91_BASE_SYS)
97 #define AT91_DMA (0xffffec00 - AT91_BASE_SYS)
98 #define AT91_DBGU (0xffffee00 - AT91_BASE_SYS)
99 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS)
100 #define AT91_PIOA (0xfffff200 - AT91_BASE_SYS)
[all …]
Dat91sam9260.h81 #define AT91_BASE_SYS 0xffffe800 macro
86 #define AT91_ECC (0xffffe800 - AT91_BASE_SYS)
87 #define AT91_SDRAMC0 (0xffffea00 - AT91_BASE_SYS)
88 #define AT91_SMC (0xffffec00 - AT91_BASE_SYS)
89 #define AT91_MATRIX (0xffffee00 - AT91_BASE_SYS)
90 #define AT91_CCFG (0xffffef10 - AT91_BASE_SYS)
91 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS)
92 #define AT91_DBGU (0xfffff200 - AT91_BASE_SYS)
93 #define AT91_PIOA (0xfffff400 - AT91_BASE_SYS)
94 #define AT91_PIOB (0xfffff600 - AT91_BASE_SYS)
[all …]
Dat91sam9261.h65 #define AT91_BASE_SYS 0xffffea00 macro
71 #define AT91_SDRAMC0 (0xffffea00 - AT91_BASE_SYS)
72 #define AT91_SMC (0xffffec00 - AT91_BASE_SYS)
73 #define AT91_MATRIX (0xffffee00 - AT91_BASE_SYS)
74 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS)
75 #define AT91_DBGU (0xfffff200 - AT91_BASE_SYS)
76 #define AT91_PIOA (0xfffff400 - AT91_BASE_SYS)
77 #define AT91_PIOB (0xfffff600 - AT91_BASE_SYS)
78 #define AT91_PIOC (0xfffff800 - AT91_BASE_SYS)
79 #define AT91_PMC (0xfffffc00 - AT91_BASE_SYS)
[all …]
Dat572d940hf.h86 #define AT91_BASE_SYS 0xffffea00 macro
92 #define AT91_SDRAMC0 (0xffffea00 - AT91_BASE_SYS)
93 #define AT91_SMC (0xffffec00 - AT91_BASE_SYS)
94 #define AT91_MATRIX (0xffffee00 - AT91_BASE_SYS)
95 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS)
96 #define AT91_DBGU (0xfffff200 - AT91_BASE_SYS)
97 #define AT91_PIOA (0xfffff400 - AT91_BASE_SYS)
98 #define AT91_PIOB (0xfffff600 - AT91_BASE_SYS)
99 #define AT91_PIOC (0xfffff800 - AT91_BASE_SYS)
100 #define AT91_PMC (0xfffffc00 - AT91_BASE_SYS)
[all …]
Dat91x40.h35 #define AT91_BASE_SYS 0xffc00000 macro
37 #define AT91_EBI (0xffe00000 - AT91_BASE_SYS) /* External Bus Interface */
38 #define AT91_SF (0xfff00000 - AT91_BASE_SYS) /* Special Function */
39 #define AT91_USART1 (0xfffcc000 - AT91_BASE_SYS) /* USART 1 */
40 #define AT91_USART0 (0xfffd0000 - AT91_BASE_SYS) /* USART 0 */
41 #define AT91_TC (0xfffe0000 - AT91_BASE_SYS) /* Timer Counter */
42 #define AT91_PIOA (0xffff0000 - AT91_BASE_SYS) /* PIO Controller A */
43 #define AT91_PS (0xffff4000 - AT91_BASE_SYS) /* Power Save */
44 #define AT91_WD (0xffff8000 - AT91_BASE_SYS) /* Watchdog Timer */
45 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) /* Advanced Interrupt Controller */
Dat91rm9200.h79 #define AT91_BASE_SYS 0xfffff000 macro
85 #define AT91_AIC (0xfffff000 - AT91_BASE_SYS) /* Advanced Interrupt Controller */
86 #define AT91_DBGU (0xfffff200 - AT91_BASE_SYS) /* Debug Unit */
87 #define AT91_PIOA (0xfffff400 - AT91_BASE_SYS) /* PIO Controller A */
88 #define AT91_PIOB (0xfffff600 - AT91_BASE_SYS) /* PIO Controller B */
89 #define AT91_PIOC (0xfffff800 - AT91_BASE_SYS) /* PIO Controller C */
90 #define AT91_PIOD (0xfffffa00 - AT91_BASE_SYS) /* PIO Controller D */
91 #define AT91_PMC (0xfffffc00 - AT91_BASE_SYS) /* Power Management Controller */
92 #define AT91_ST (0xfffffd00 - AT91_BASE_SYS) /* System Timer */
93 #define AT91_RTC (0xfffffe00 - AT91_BASE_SYS) /* Real-Time Clock */
[all …]
Dhardware.h53 #define AT91_IO_PHYS_BASE AT91_BASE_SYS
65 #define AT91_VA_BASE_SYS AT91_IO_P2V(AT91_BASE_SYS)
Duncompress.h28 #define UART_OFFSET (AT91_DBGU + AT91_BASE_SYS)
Ddebug-macro.S18 ldr \rp, =(AT91_BASE_SYS + AT91_DBGU) @ System peripherals (phys address)
/linux-2.6.39/arch/arm/mach-at91/
Dat91sam9rl_devices.c42 .start = AT91_BASE_SYS + AT91_DMA,
43 .end = AT91_BASE_SYS + AT91_DMA + SZ_512 - 1,
255 .start = AT91_BASE_SYS + AT91_ECC,
256 .end = AT91_BASE_SYS + AT91_ECC + SZ_512 - 1,
696 .start = AT91_BASE_SYS + AT91_RTT,
697 .end = AT91_BASE_SYS + AT91_RTT + SZ_16 - 1,
Dat91sam9263_devices.c472 .start = AT91_BASE_SYS + AT91_ECC0,
473 .end = AT91_BASE_SYS + AT91_ECC0 + SZ_512 - 1,
959 .start = AT91_BASE_SYS + AT91_RTT0,
960 .end = AT91_BASE_SYS + AT91_RTT0 + SZ_16 - 1,
974 .start = AT91_BASE_SYS + AT91_RTT1,
975 .end = AT91_BASE_SYS + AT91_RTT1 + SZ_16 - 1,
Dat91sam9g45_devices.c47 .start = AT91_BASE_SYS + AT91_DMA,
48 .end = AT91_BASE_SYS + AT91_DMA + SZ_512 - 1,
533 .start = AT91_BASE_SYS + AT91_ECC,
534 .end = AT91_BASE_SYS + AT91_ECC + SZ_512 - 1,
1090 .start = AT91_BASE_SYS + AT91_RTT,
1091 .end = AT91_BASE_SYS + AT91_RTT + SZ_16 - 1,
Dat91cap9_devices.c401 .start = AT91_BASE_SYS + AT91_ECC,
402 .end = AT91_BASE_SYS + AT91_ECC + SZ_512 - 1,
677 .start = AT91_BASE_SYS + AT91_RTT,
678 .end = AT91_BASE_SYS + AT91_RTT + SZ_16 - 1,
Dat91sam9260_devices.c394 .start = AT91_BASE_SYS + AT91_ECC,
395 .end = AT91_BASE_SYS + AT91_ECC + SZ_512 - 1,
719 .start = AT91_BASE_SYS + AT91_RTT,
720 .end = AT91_BASE_SYS + AT91_RTT + SZ_16 - 1,
Dat91rm9200.c28 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat91sam9261.c31 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat91sam9rl.c30 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat91cap9.c34 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat91sam9263.c30 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat572d940hf.c40 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat91sam9g45.c31 .pfn = __phys_to_pfn(AT91_BASE_SYS),
Dat91sam9260.c31 .pfn = __phys_to_pfn(AT91_BASE_SYS),

12