Searched refs:PPLL_POST3_DIV_MASK (Results 1 – 4 of 4) sorted by relevance
269 #define PPLL_POST3_DIV_MASK 0x70000 macro
3336 (PPLL_POST3_DIV_MASK | PPLL_FB3_DIV_MASK)))) in radeon_write_pll_regs()3357 while ((INPLL(PPLL_DIV_3) & PPLL_POST3_DIV_MASK) != in radeon_write_pll_regs()3358 (mode->ppll_div_3 & PPLL_POST3_DIV_MASK)) { in radeon_write_pll_regs()3359 OUTPLLP(PPLL_DIV_3, mode->ppll_div_3, ~PPLL_POST3_DIV_MASK); in radeon_write_pll_regs()
880 #define PPLL_POST3_DIV_MASK 0x00070000 macro
1123 div3 &= ~PPLL_POST3_DIV_MASK; in aty128_set_pll()