Home
last modified time | relevance | path

Searched refs:L1_CACHE_ALIGN (Results 1 – 12 of 12) sorted by relevance

/linux-2.4.37.9/arch/ia64/mm/
Ddiscontig.c128 pernodesize += L1_CACHE_ALIGN(sizeof(mmu_gather_t)) * cpus; in find_pernode_space()
129 pernodesize += L1_CACHE_ALIGN(sizeof(pg_data_t)); in find_pernode_space()
130 pernodesize += L1_CACHE_ALIGN(sizeof(struct ia64_node_data)); in find_pernode_space()
143 pernode += L1_CACHE_ALIGN(sizeof(mmu_gather_t)) * cpus; in find_pernode_space()
146 pernode += L1_CACHE_ALIGN(sizeof(pg_data_t)); in find_pernode_space()
149 pernode += L1_CACHE_ALIGN(sizeof(struct ia64_node_data)); in find_pernode_space()
152 pernode += L1_CACHE_ALIGN(sizeof(pg_data_t)); in find_pernode_space()
161 mmu_gathers += L1_CACHE_ALIGN(sizeof(mmu_gather_t)); in find_pernode_space()
/linux-2.4.37.9/include/linux/
Dcache.h7 #ifndef L1_CACHE_ALIGN
8 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) macro
/linux-2.4.37.9/drivers/scsi/
D53c700.h254 #define MSGOUT_OFFSET (L1_CACHE_ALIGN(sizeof(SCRIPT)))
256 #define MSGIN_OFFSET (MSGOUT_OFFSET + L1_CACHE_ALIGN(MSG_ARRAY_SIZE))
258 #define STATUS_OFFSET (MSGIN_OFFSET + L1_CACHE_ALIGN(MSG_ARRAY_SIZE))
260 #define SLOTS_OFFSET (STATUS_OFFSET + L1_CACHE_ALIGN(MSG_ARRAY_SIZE))
262 #define TOTAL_MEM_SIZE (SLOTS_OFFSET + L1_CACHE_ALIGN(sizeof(struct NCR_700_command_slot) * NCR_700…
/linux-2.4.37.9/include/asm-alpha/
Dcache.h21 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) macro
/linux-2.4.37.9/include/asm-arm/
Dcache.h8 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) macro
/linux-2.4.37.9/include/asm-sparc64/
Dcache.h10 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) macro
/linux-2.4.37.9/include/asm-parisc/
Dcache.h25 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) macro
/linux-2.4.37.9/include/asm-sh64/
Dcache.h19 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES - 1)) & L1_CACHE_ALIGN_MASK) macro
/linux-2.4.37.9/include/asm-ppc/
Dcache.h29 #define L1_CACHE_ALIGN(x) (((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1)) macro
/linux-2.4.37.9/include/asm-sparc/
Dcache.h14 #define L1_CACHE_ALIGN(x) ((((x)+(L1_CACHE_BYTES-1))&~(L1_CACHE_BYTES-1))) macro
/linux-2.4.37.9/mm/
Dslab.c401 while (i*size + L1_CACHE_ALIGN(base+i*extra) <= wastage) in kmem_cache_estimate()
411 wastage -= L1_CACHE_ALIGN(base+i*extra); in kmem_cache_estimate()
761 slab_size = L1_CACHE_ALIGN(cachep->num*sizeof(kmem_bufctl_t)+sizeof(slab_t)); in kmem_cache_create()
1048 colour_off += L1_CACHE_ALIGN(cachep->num * in kmem_cache_slabmgmt()
/linux-2.4.37.9/arch/cris/drivers/
Dethernet.c526 RxDescList[i].descr.buf = L1_CACHE_ALIGN(virt_to_phys(RxDescList[i].skb->data)); in etrax_ethernet_init()
1338 myNextRxDesc->descr.buf = L1_CACHE_ALIGN(virt_to_phys(myNextRxDesc->skb->data)); in e100_rx()