Home
last modified time | relevance | path

Searched refs:INTEN (Results 1 – 17 of 17) sorted by relevance

/linux-2.4.37.9/drivers/scsi/
Daha152x.h267 #define INTEN 0x04 macro
Daha152x.c974 SETPORT(DMACNTRL0, INTEN);
1374 SETPORT(DMACNTRL0, SWINT|INTEN);
1391 SETPORT(DMACNTRL0, INTEN);
1478 SETBITS(DMACNTRL0, INTEN);
1959 CLRBITS(DMACNTRL0, INTEN);
3111 SETBITS(DMACNTRL0, INTEN);
3336 if (s & INTEN)
3705 if (s & INTEN)
DcpqfcTSinit.c125 …cpqfcHBAdata->fcChip.Registers.INTEN.address = cpqfcHBAdata->fcChip.Registers.ReMapMemBase + IINTE… in Cpqfc_initHBAdata()
1504 writeb(0, cpqfcHBA->fcChip.Registers.INTEN.address); in cpqfcTS_intr_handler()
1517 writeb(0x1F, cpqfcHBA->fcChip.Registers.INTEN.address); in cpqfcTS_intr_handler()
DcpqfcTSstructs.h568 FCREGISTER INTEN; // copy of interrupt enable mask member
Daic7xxx_old.c9785 temp_p->unpause = INTEN; in aic7xxx_detect()
10243 temp_p->unpause = hcntrl | INTEN; in aic7xxx_detect()
10244 temp_p->pause = hcntrl | PAUSE | INTEN; in aic7xxx_detect()
/linux-2.4.37.9/drivers/scsi/aic7xxx_old/
Daic7xxx_reg.h385 #define INTEN 0x02 macro
Daic7xxx.reg647 bit INTEN 0x02
/linux-2.4.37.9/drivers/net/wireless/
Dhermes.h339 hermes_write_regn(hw, INTEN, events); in hermes_set_irqmask()
Dhermes.c151 hermes_write_regn(hw, INTEN, 0); in hermes_init()
/linux-2.4.37.9/drivers/scsi/aic7xxx/
Daic7xxx_inline.h573 if ((ahc->pause & INTEN) == 0) { in ahc_intr()
Daic79xx_inline.h879 if ((ahd->pause & INTEN) == 0) { in ahd_intr()
Daic7xxx_core.c5086 hcntrl &= ~INTEN; in ahc_intr_enable()
5087 ahc->pause &= ~INTEN; in ahc_intr_enable()
5088 ahc->unpause &= ~INTEN; in ahc_intr_enable()
5090 hcntrl |= INTEN; in ahc_intr_enable()
5091 ahc->pause |= INTEN; in ahc_intr_enable()
5092 ahc->unpause |= INTEN; in ahc_intr_enable()
Daic79xx_core.c6610 hcntrl &= ~INTEN; in ahd_intr_enable()
6611 ahd->pause &= ~INTEN; in ahd_intr_enable()
6612 ahd->unpause &= ~INTEN; in ahd_intr_enable()
6614 hcntrl |= INTEN; in ahd_intr_enable()
6615 ahd->pause |= INTEN; in ahd_intr_enable()
6616 ahd->unpause |= INTEN; in ahd_intr_enable()
Daic7xxx_reg.h1505 #define INTEN 0x02 macro
Daic7xxx.reg765 field INTEN 0x02
Daic79xx_reg.h2425 #define INTEN 0x02 macro
Daic79xx.reg260 field INTEN 0x02