Home
last modified time | relevance | path

Searched refs:DDB_INTSTAT1 (Results 1 – 3 of 3) sorted by relevance

/linux-2.4.37.9/arch/mips/ddb5xxx/ddb5476/
Dnile4_pic.c100 t = ddb_in32(DDB_INTSTAT1 + 4); in nile4_enable_irq_output()
102 ddb_out32(DDB_INTSTAT1, t); in nile4_enable_irq_output()
109 t = ddb_in32(DDB_INTSTAT1 + 4); in nile4_disable_irq_output()
111 ddb_out32(DDB_INTSTAT1, t); in nile4_disable_irq_output()
181 (void *) ddb_in32(DDB_INTSTAT1 + 4), in nile4_dump_irq_status()
182 (void *) ddb_in32(DDB_INTSTAT1)); in nile4_dump_irq_status()
/linux-2.4.37.9/arch/mips/ddb5xxx/ddb5074/
Dnile4_pic.c111 t = ddb_in32(DDB_INTSTAT1 + 4); in nile4_enable_irq_output()
113 ddb_out32(DDB_INTSTAT1, t); in nile4_enable_irq_output()
120 t = ddb_in32(DDB_INTSTAT1 + 4); in nile4_disable_irq_output()
122 ddb_out32(DDB_INTSTAT1, t); in nile4_disable_irq_output()
278 (void *) ddb_in32(DDB_INTSTAT1 + 4), in nile4_dump_irq_status()
279 (void *) ddb_in32(DDB_INTSTAT1)); in nile4_dump_irq_status()
/linux-2.4.37.9/include/asm-mips/ddb5xxx/
Dddb5xxx.h68 #define DDB_INTSTAT1 0x0098 /* Interrupt Status 1 and CPU Interrupt */ macro