Home
last modified time | relevance | path

Searched refs:XHCI_PORT_PORTSC (Results 1 – 3 of 3) sorted by relevance

/DragonOS-0.1.7/kernel/src/driver/usb/xhci/
Dinternal.h67 …((xhci_read_op_reg32((__id), XHCI_PORT_REGISTER_OFFSET(__port_id) + XHCI_PORT_PORTSC) >> 10) & 0xf)
Dxhci.c790 if ((xhci_read_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC) & (1 << 9)) == 0) in xhci_reset_port()
794 xhci_write_cap_reg32(id, port_status_offset + XHCI_PORT_PORTSC, (1 << 9)); in xhci_reset_port()
798 if ((xhci_read_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC) & (1 << 9)) == 0) in xhci_reset_port()
807 …xhci_write_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC, (1 << 9) | XHCI_PORTUSB_CHANGE_BITS… in xhci_reset_port()
812 xhci_write_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC, (1 << 9) | (1U << 31)); in xhci_reset_port()
814 xhci_write_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC, (1 << 9) | (1 << 4)); in xhci_reset_port()
823 uint32_t val = xhci_read_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC); in xhci_reset_port()
844 uint32_t val = xhci_read_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC); in xhci_reset_port()
856 …xhci_write_op_reg32(id, port_status_offset + XHCI_PORT_PORTSC, (1 << 9) | XHCI_PORTUSB_CHANGE_BITS… in xhci_reset_port()
Dxhci.h354 #define XHCI_PORT_PORTSC 0x00 // Port status and control macro