Home
last modified time | relevance | path

Searched defs:pll_settings (Results 1 – 3 of 3) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/display/dc/inc/
Dclock_source.h106 struct pll_settings { struct
107 uint32_t actual_pix_clk_100hz;
108 uint32_t adjusted_pix_clk_100hz;
109 uint32_t calculated_pix_clk_100hz;
110 uint32_t vco_freq;
111 uint32_t reference_freq;
112 uint32_t reference_divider;
113 uint32_t feedback_divider;
114 uint32_t fract_feedback_divider;
115 uint32_t pix_clk_post_divider;
[all …]
Dcore_types.h376 struct pll_settings pll_settings; member
/linux-6.6.21/drivers/gpu/drm/amd/display/dc/dce/
Ddce_clock_source.c193 struct pll_settings *pll_settings, in calc_fb_divider_checking_tolerance()
249 struct pll_settings *pll_settings, in calc_pll_dividers_in_range()
291 struct pll_settings *pll_settings) in calculate_pixel_clock_pll_dividers()
395 struct pll_settings *pll_settings) in pll_adjust_pix_clk()
473 struct pll_settings *pll_settings, in dce110_get_pix_clk_dividers_helper()
535 struct pll_settings *pll_settings, in dce112_get_pix_clk_dividers_helper()
567 struct pll_settings *pll_settings) in dce110_get_pix_clk_dividers()
600 struct pll_settings *pll_settings) in dce112_get_pix_clk_dividers()
646 const struct pll_settings *pll_settings, in calculate_ss()
712 enum signal_type signal, struct pll_settings *pll_settings) in enable_spread_spectrum()
[all …]