1// SPDX-License-Identifier: (GPL-2.0+ OR MIT) 2/* 3 * sama5d2.dtsi - Device Tree Include file for SAMA5D2 family SoC 4 * 5 * Copyright (C) 2015 Atmel, 6 * 2015 Ludovic Desroches <ludovic.desroches@atmel.com> 7 */ 8 9#include <dt-bindings/dma/at91.h> 10#include <dt-bindings/interrupt-controller/irq.h> 11#include <dt-bindings/clock/at91.h> 12#include <dt-bindings/mfd/at91-usart.h> 13#include <dt-bindings/iio/adc/at91-sama5d2_adc.h> 14 15/ { 16 #address-cells = <1>; 17 #size-cells = <1>; 18 model = "Atmel SAMA5D2 family SoC"; 19 compatible = "atmel,sama5d2"; 20 interrupt-parent = <&aic>; 21 22 aliases { 23 serial0 = &uart1; 24 serial1 = &uart3; 25 }; 26 27 cpus { 28 #address-cells = <1>; 29 #size-cells = <0>; 30 31 cpu@0 { 32 device_type = "cpu"; 33 compatible = "arm,cortex-a5"; 34 reg = <0>; 35 next-level-cache = <&L2>; 36 }; 37 }; 38 39 pmu { 40 compatible = "arm,cortex-a5-pmu"; 41 interrupts = <2 IRQ_TYPE_LEVEL_HIGH 0>; 42 }; 43 44 etb@740000 { 45 compatible = "arm,coresight-etb10", "arm,primecell"; 46 reg = <0x740000 0x1000>; 47 48 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>; 49 clock-names = "apb_pclk"; 50 51 in-ports { 52 port { 53 etb_in: endpoint { 54 remote-endpoint = <&etm_out>; 55 }; 56 }; 57 }; 58 }; 59 60 etm@73c000 { 61 compatible = "arm,coresight-etm3x", "arm,primecell"; 62 reg = <0x73c000 0x1000>; 63 64 clocks = <&pmc PMC_TYPE_CORE PMC_MCK>; 65 clock-names = "apb_pclk"; 66 67 out-ports { 68 port { 69 etm_out: endpoint { 70 remote-endpoint = <&etb_in>; 71 }; 72 }; 73 }; 74 }; 75 76 memory@20000000 { 77 device_type = "memory"; 78 reg = <0x20000000 0x20000000>; 79 }; 80 81 clocks { 82 slow_xtal: slow_xtal { 83 compatible = "fixed-clock"; 84 #clock-cells = <0>; 85 clock-frequency = <0>; 86 }; 87 88 main_xtal: main_xtal { 89 compatible = "fixed-clock"; 90 #clock-cells = <0>; 91 clock-frequency = <0>; 92 }; 93 }; 94 95 ns_sram: sram@200000 { 96 compatible = "mmio-sram"; 97 reg = <0x00200000 0x20000>; 98 #address-cells = <1>; 99 #size-cells = <1>; 100 ranges = <0 0x00200000 0x20000>; 101 }; 102 103 resistive_touch: resistive-touch { 104 compatible = "resistive-adc-touch"; 105 io-channels = <&adc AT91_SAMA5D2_ADC_X_CHANNEL>, 106 <&adc AT91_SAMA5D2_ADC_Y_CHANNEL>, 107 <&adc AT91_SAMA5D2_ADC_P_CHANNEL>; 108 io-channel-names = "x", "y", "pressure"; 109 touchscreen-min-pressure = <50000>; 110 status = "disabled"; 111 }; 112 113 ahb { 114 compatible = "simple-bus"; 115 #address-cells = <1>; 116 #size-cells = <1>; 117 ranges; 118 119 nfc_sram: sram@100000 { 120 compatible = "mmio-sram"; 121 no-memory-wc; 122 reg = <0x00100000 0x2400>; 123 #address-cells = <1>; 124 #size-cells = <1>; 125 ranges = <0 0x00100000 0x2400>; 126 127 }; 128 129 usb0: gadget@300000 { 130 compatible = "atmel,sama5d3-udc"; 131 reg = <0x00300000 0x100000 132 0xfc02c000 0x400>; 133 interrupts = <42 IRQ_TYPE_LEVEL_HIGH 2>; 134 clocks = <&pmc PMC_TYPE_PERIPHERAL 42>, <&pmc PMC_TYPE_CORE PMC_UTMI>; 135 clock-names = "pclk", "hclk"; 136 status = "disabled"; 137 }; 138 139 usb1: ohci@400000 { 140 compatible = "atmel,at91rm9200-ohci", "usb-ohci"; 141 reg = <0x00400000 0x100000>; 142 interrupts = <41 IRQ_TYPE_LEVEL_HIGH 2>; 143 clocks = <&pmc PMC_TYPE_PERIPHERAL 41>, <&pmc PMC_TYPE_PERIPHERAL 41>, <&pmc PMC_TYPE_SYSTEM 6>; 144 clock-names = "ohci_clk", "hclk", "uhpck"; 145 status = "disabled"; 146 }; 147 148 usb2: ehci@500000 { 149 compatible = "atmel,at91sam9g45-ehci", "usb-ehci"; 150 reg = <0x00500000 0x100000>; 151 interrupts = <41 IRQ_TYPE_LEVEL_HIGH 2>; 152 clocks = <&pmc PMC_TYPE_CORE PMC_UTMI>, <&pmc PMC_TYPE_PERIPHERAL 41>; 153 clock-names = "usb_clk", "ehci_clk"; 154 status = "disabled"; 155 }; 156 157 L2: cache-controller@a00000 { 158 compatible = "arm,pl310-cache"; 159 reg = <0x00a00000 0x1000>; 160 interrupts = <63 IRQ_TYPE_LEVEL_HIGH 4>; 161 cache-unified; 162 cache-level = <2>; 163 }; 164 165 ebi: ebi@10000000 { 166 compatible = "atmel,sama5d3-ebi"; 167 #address-cells = <2>; 168 #size-cells = <1>; 169 atmel,smc = <&hsmc>; 170 reg = <0x10000000 0x10000000 171 0x60000000 0x30000000>; 172 ranges = <0x0 0x0 0x10000000 0x10000000 173 0x1 0x0 0x60000000 0x10000000 174 0x2 0x0 0x70000000 0x10000000 175 0x3 0x0 0x80000000 0x10000000>; 176 clocks = <&pmc PMC_TYPE_CORE PMC_MCK2>; 177 status = "disabled"; 178 179 nand_controller: nand-controller { 180 compatible = "atmel,sama5d3-nand-controller"; 181 atmel,nfc-sram = <&nfc_sram>; 182 atmel,nfc-io = <&nfc_io>; 183 ecc-engine = <&pmecc>; 184 #address-cells = <2>; 185 #size-cells = <1>; 186 ranges; 187 status = "disabled"; 188 }; 189 }; 190 191 sdmmc0: sdio-host@a0000000 { 192 compatible = "atmel,sama5d2-sdhci"; 193 reg = <0xa0000000 0x300>; 194 interrupts = <31 IRQ_TYPE_LEVEL_HIGH 0>; 195 clocks = <&pmc PMC_TYPE_PERIPHERAL 31>, <&pmc PMC_TYPE_GCK 31>, <&pmc PMC_TYPE_CORE PMC_MAIN>; 196 clock-names = "hclock", "multclk", "baseclk"; 197 assigned-clocks = <&pmc PMC_TYPE_GCK 31>; 198 assigned-clock-rates = <480000000>; 199 status = "disabled"; 200 }; 201 202 sdmmc1: sdio-host@b0000000 { 203 compatible = "atmel,sama5d2-sdhci"; 204 reg = <0xb0000000 0x300>; 205 interrupts = <32 IRQ_TYPE_LEVEL_HIGH 0>; 206 clocks = <&pmc PMC_TYPE_PERIPHERAL 32>, <&pmc PMC_TYPE_GCK 32>, <&pmc PMC_TYPE_CORE PMC_MAIN>; 207 clock-names = "hclock", "multclk", "baseclk"; 208 assigned-clocks = <&pmc PMC_TYPE_GCK 32>; 209 assigned-clock-rates = <480000000>; 210 status = "disabled"; 211 }; 212 213 nfc_io: nfc-io@c0000000 { 214 compatible = "atmel,sama5d3-nfc-io", "syscon"; 215 reg = <0xc0000000 0x8000000>; 216 }; 217 218 apb { 219 compatible = "simple-bus"; 220 #address-cells = <1>; 221 #size-cells = <1>; 222 ranges; 223 224 hlcdc: hlcdc@f0000000 { 225 compatible = "atmel,sama5d2-hlcdc"; 226 reg = <0xf0000000 0x2000>; 227 interrupts = <45 IRQ_TYPE_LEVEL_HIGH 0>; 228 clocks = <&pmc PMC_TYPE_PERIPHERAL 45>, <&pmc PMC_TYPE_SYSTEM 3>, <&clk32k>; 229 clock-names = "periph_clk","sys_clk", "slow_clk"; 230 status = "disabled"; 231 232 hlcdc-display-controller { 233 compatible = "atmel,hlcdc-display-controller"; 234 #address-cells = <1>; 235 #size-cells = <0>; 236 237 port@0 { 238 #address-cells = <1>; 239 #size-cells = <0>; 240 reg = <0>; 241 }; 242 }; 243 244 hlcdc_pwm: hlcdc-pwm { 245 compatible = "atmel,hlcdc-pwm"; 246 #pwm-cells = <3>; 247 }; 248 }; 249 250 isc: isc@f0008000 { 251 compatible = "atmel,sama5d2-isc"; 252 reg = <0xf0008000 0x4000>; 253 interrupts = <46 IRQ_TYPE_LEVEL_HIGH 5>; 254 clocks = <&pmc PMC_TYPE_PERIPHERAL 46>, <&pmc PMC_TYPE_SYSTEM 18>, <&pmc PMC_TYPE_GCK 46>; 255 clock-names = "hclock", "iscck", "gck"; 256 #clock-cells = <0>; 257 clock-output-names = "isc-mck"; 258 status = "disabled"; 259 }; 260 261 ramc0: ramc@f000c000 { 262 compatible = "atmel,sama5d3-ddramc"; 263 reg = <0xf000c000 0x200>; 264 clocks = <&pmc PMC_TYPE_SYSTEM 2>, <&pmc PMC_TYPE_PERIPHERAL 13>; 265 clock-names = "ddrck", "mpddr"; 266 }; 267 268 dma0: dma-controller@f0010000 { 269 compatible = "atmel,sama5d4-dma"; 270 reg = <0xf0010000 0x1000>; 271 interrupts = <6 IRQ_TYPE_LEVEL_HIGH 0>; 272 #dma-cells = <1>; 273 clocks = <&pmc PMC_TYPE_PERIPHERAL 6>; 274 clock-names = "dma_clk"; 275 }; 276 277 /* Place dma1 here despite its address */ 278 dma1: dma-controller@f0004000 { 279 compatible = "atmel,sama5d4-dma"; 280 reg = <0xf0004000 0x1000>; 281 interrupts = <7 IRQ_TYPE_LEVEL_HIGH 0>; 282 #dma-cells = <1>; 283 clocks = <&pmc PMC_TYPE_PERIPHERAL 7>; 284 clock-names = "dma_clk"; 285 }; 286 287 pmc: pmc@f0014000 { 288 compatible = "atmel,sama5d2-pmc", "syscon"; 289 reg = <0xf0014000 0x160>; 290 interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>; 291 #clock-cells = <2>; 292 clocks = <&clk32k>, <&main_xtal>; 293 clock-names = "slow_clk", "main_xtal"; 294 }; 295 296 qspi0: spi@f0020000 { 297 compatible = "atmel,sama5d2-qspi"; 298 reg = <0xf0020000 0x100>, <0xd0000000 0x08000000>; 299 reg-names = "qspi_base", "qspi_mmap"; 300 interrupts = <52 IRQ_TYPE_LEVEL_HIGH 7>; 301 clocks = <&pmc PMC_TYPE_PERIPHERAL 52>; 302 clock-names = "pclk"; 303 #address-cells = <1>; 304 #size-cells = <0>; 305 status = "disabled"; 306 }; 307 308 qspi1: spi@f0024000 { 309 compatible = "atmel,sama5d2-qspi"; 310 reg = <0xf0024000 0x100>, <0xd8000000 0x08000000>; 311 reg-names = "qspi_base", "qspi_mmap"; 312 interrupts = <53 IRQ_TYPE_LEVEL_HIGH 7>; 313 clocks = <&pmc PMC_TYPE_PERIPHERAL 53>; 314 clock-names = "pclk"; 315 #address-cells = <1>; 316 #size-cells = <0>; 317 status = "disabled"; 318 }; 319 320 sha: crypto@f0028000 { 321 compatible = "atmel,at91sam9g46-sha"; 322 reg = <0xf0028000 0x100>; 323 interrupts = <12 IRQ_TYPE_LEVEL_HIGH 0>; 324 dmas = <&dma0 325 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 326 AT91_XDMAC_DT_PERID(30))>; 327 dma-names = "tx"; 328 clocks = <&pmc PMC_TYPE_PERIPHERAL 12>; 329 clock-names = "sha_clk"; 330 }; 331 332 aes: crypto@f002c000 { 333 compatible = "atmel,at91sam9g46-aes"; 334 reg = <0xf002c000 0x100>; 335 interrupts = <9 IRQ_TYPE_LEVEL_HIGH 0>; 336 dmas = <&dma0 337 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 338 AT91_XDMAC_DT_PERID(26))>, 339 <&dma0 340 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 341 AT91_XDMAC_DT_PERID(27))>; 342 dma-names = "tx", "rx"; 343 clocks = <&pmc PMC_TYPE_PERIPHERAL 9>; 344 clock-names = "aes_clk"; 345 }; 346 347 spi0: spi@f8000000 { 348 compatible = "atmel,at91rm9200-spi"; 349 reg = <0xf8000000 0x100>; 350 interrupts = <33 IRQ_TYPE_LEVEL_HIGH 7>; 351 dmas = <&dma0 352 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 353 AT91_XDMAC_DT_PERID(6))>, 354 <&dma0 355 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 356 AT91_XDMAC_DT_PERID(7))>; 357 dma-names = "tx", "rx"; 358 clocks = <&pmc PMC_TYPE_PERIPHERAL 33>; 359 clock-names = "spi_clk"; 360 atmel,fifo-size = <16>; 361 #address-cells = <1>; 362 #size-cells = <0>; 363 status = "disabled"; 364 }; 365 366 ssc0: ssc@f8004000 { 367 compatible = "atmel,at91sam9g45-ssc"; 368 reg = <0xf8004000 0x4000>; 369 interrupts = <43 IRQ_TYPE_LEVEL_HIGH 4>; 370 dmas = <&dma0 371 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 372 AT91_XDMAC_DT_PERID(21))>, 373 <&dma0 374 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 375 AT91_XDMAC_DT_PERID(22))>; 376 dma-names = "tx", "rx"; 377 clocks = <&pmc PMC_TYPE_PERIPHERAL 43>; 378 clock-names = "pclk"; 379 status = "disabled"; 380 }; 381 382 macb0: ethernet@f8008000 { 383 compatible = "atmel,sama5d2-gem"; 384 reg = <0xf8008000 0x1000>; 385 interrupts = <5 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 0 */ 386 66 IRQ_TYPE_LEVEL_HIGH 3 /* Queue 1 */ 387 67 IRQ_TYPE_LEVEL_HIGH 3>; /* Queue 2 */ 388 clocks = <&pmc PMC_TYPE_PERIPHERAL 5>, <&pmc PMC_TYPE_PERIPHERAL 5>; 389 clock-names = "hclk", "pclk"; 390 status = "disabled"; 391 }; 392 393 tcb0: timer@f800c000 { 394 compatible = "atmel,sama5d2-tcb", "simple-mfd", "syscon"; 395 #address-cells = <1>; 396 #size-cells = <0>; 397 reg = <0xf800c000 0x100>; 398 interrupts = <35 IRQ_TYPE_LEVEL_HIGH 0>; 399 clocks = <&pmc PMC_TYPE_PERIPHERAL 35>, <&pmc PMC_TYPE_GCK 35>, <&clk32k>; 400 clock-names = "t0_clk", "gclk", "slow_clk"; 401 }; 402 403 tcb1: timer@f8010000 { 404 compatible = "atmel,sama5d2-tcb", "simple-mfd", "syscon"; 405 #address-cells = <1>; 406 #size-cells = <0>; 407 reg = <0xf8010000 0x100>; 408 interrupts = <36 IRQ_TYPE_LEVEL_HIGH 0>; 409 clocks = <&pmc PMC_TYPE_PERIPHERAL 36>, <&pmc PMC_TYPE_GCK 36>, <&clk32k>; 410 clock-names = "t0_clk", "gclk", "slow_clk"; 411 }; 412 413 hsmc: hsmc@f8014000 { 414 compatible = "atmel,sama5d2-smc", "syscon", "simple-mfd"; 415 reg = <0xf8014000 0x1000>; 416 interrupts = <17 IRQ_TYPE_LEVEL_HIGH 6>; 417 clocks = <&pmc PMC_TYPE_PERIPHERAL 17>; 418 #address-cells = <1>; 419 #size-cells = <1>; 420 ranges; 421 422 pmecc: ecc-engine@f8014070 { 423 compatible = "atmel,sama5d2-pmecc"; 424 reg = <0xf8014070 0x490>, 425 <0xf8014500 0x200>; 426 }; 427 }; 428 429 pdmic: pdmic@f8018000 { 430 compatible = "atmel,sama5d2-pdmic"; 431 reg = <0xf8018000 0x124>; 432 interrupts = <48 IRQ_TYPE_LEVEL_HIGH 7>; 433 dmas = <&dma0 434 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) 435 | AT91_XDMAC_DT_PERID(50))>; 436 dma-names = "rx"; 437 clocks = <&pmc PMC_TYPE_PERIPHERAL 48>, <&pmc PMC_TYPE_GCK 48>; 438 clock-names = "pclk", "gclk"; 439 status = "disabled"; 440 }; 441 442 uart0: serial@f801c000 { 443 compatible = "atmel,at91sam9260-usart"; 444 reg = <0xf801c000 0x100>; 445 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 446 interrupts = <24 IRQ_TYPE_LEVEL_HIGH 7>; 447 dmas = <&dma0 448 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 449 AT91_XDMAC_DT_PERID(35))>, 450 <&dma0 451 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 452 AT91_XDMAC_DT_PERID(36))>; 453 dma-names = "tx", "rx"; 454 clocks = <&pmc PMC_TYPE_PERIPHERAL 24>; 455 clock-names = "usart"; 456 status = "disabled"; 457 }; 458 459 uart1: serial@f8020000 { 460 compatible = "atmel,at91sam9260-usart"; 461 reg = <0xf8020000 0x100>; 462 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 463 interrupts = <25 IRQ_TYPE_LEVEL_HIGH 7>; 464 dmas = <&dma0 465 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 466 AT91_XDMAC_DT_PERID(37))>, 467 <&dma0 468 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 469 AT91_XDMAC_DT_PERID(38))>; 470 dma-names = "tx", "rx"; 471 clocks = <&pmc PMC_TYPE_PERIPHERAL 25>; 472 clock-names = "usart"; 473 status = "disabled"; 474 }; 475 476 uart2: serial@f8024000 { 477 compatible = "atmel,at91sam9260-usart"; 478 reg = <0xf8024000 0x100>; 479 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 480 interrupts = <26 IRQ_TYPE_LEVEL_HIGH 7>; 481 dmas = <&dma0 482 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 483 AT91_XDMAC_DT_PERID(39))>, 484 <&dma0 485 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 486 AT91_XDMAC_DT_PERID(40))>; 487 dma-names = "tx", "rx"; 488 clocks = <&pmc PMC_TYPE_PERIPHERAL 26>; 489 clock-names = "usart"; 490 status = "disabled"; 491 }; 492 493 i2c0: i2c@f8028000 { 494 compatible = "atmel,sama5d2-i2c"; 495 reg = <0xf8028000 0x100>; 496 interrupts = <29 IRQ_TYPE_LEVEL_HIGH 7>; 497 dmas = <&dma0 498 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 499 AT91_XDMAC_DT_PERID(0))>, 500 <&dma0 501 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 502 AT91_XDMAC_DT_PERID(1))>; 503 dma-names = "tx", "rx"; 504 #address-cells = <1>; 505 #size-cells = <0>; 506 clocks = <&pmc PMC_TYPE_PERIPHERAL 29>; 507 atmel,fifo-size = <16>; 508 status = "disabled"; 509 }; 510 511 pwm0: pwm@f802c000 { 512 compatible = "atmel,sama5d2-pwm"; 513 reg = <0xf802c000 0x4000>; 514 interrupts = <38 IRQ_TYPE_LEVEL_HIGH 7>; 515 #pwm-cells = <3>; 516 clocks = <&pmc PMC_TYPE_PERIPHERAL 38>; 517 status = "disabled"; 518 }; 519 520 sfr: sfr@f8030000 { 521 compatible = "atmel,sama5d2-sfr", "syscon"; 522 reg = <0xf8030000 0x98>; 523 }; 524 525 flx0: flexcom@f8034000 { 526 compatible = "atmel,sama5d2-flexcom"; 527 reg = <0xf8034000 0x200>; 528 clocks = <&pmc PMC_TYPE_PERIPHERAL 19>; 529 #address-cells = <1>; 530 #size-cells = <1>; 531 ranges = <0x0 0xf8034000 0x800>; 532 status = "disabled"; 533 534 uart5: serial@200 { 535 compatible = "atmel,at91sam9260-usart"; 536 reg = <0x200 0x200>; 537 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 538 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>; 539 clocks = <&pmc PMC_TYPE_PERIPHERAL 19>; 540 clock-names = "usart"; 541 dmas = <&dma0 542 (AT91_XDMAC_DT_MEM_IF(0) | 543 AT91_XDMAC_DT_PER_IF(1) | 544 AT91_XDMAC_DT_PERID(11))>, 545 <&dma0 546 (AT91_XDMAC_DT_MEM_IF(0) | 547 AT91_XDMAC_DT_PER_IF(1) | 548 AT91_XDMAC_DT_PERID(12))>; 549 dma-names = "tx", "rx"; 550 atmel,fifo-size = <32>; 551 status = "disabled"; 552 }; 553 554 spi2: spi@400 { 555 compatible = "atmel,at91rm9200-spi"; 556 reg = <0x400 0x200>; 557 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>; 558 #address-cells = <1>; 559 #size-cells = <0>; 560 clocks = <&pmc PMC_TYPE_PERIPHERAL 19>; 561 clock-names = "spi_clk"; 562 dmas = <&dma0 563 (AT91_XDMAC_DT_MEM_IF(0) | 564 AT91_XDMAC_DT_PER_IF(1) | 565 AT91_XDMAC_DT_PERID(11))>, 566 <&dma0 567 (AT91_XDMAC_DT_MEM_IF(0) | 568 AT91_XDMAC_DT_PER_IF(1) | 569 AT91_XDMAC_DT_PERID(12))>; 570 dma-names = "tx", "rx"; 571 atmel,fifo-size = <16>; 572 status = "disabled"; 573 }; 574 575 i2c2: i2c@600 { 576 compatible = "atmel,sama5d2-i2c"; 577 reg = <0x600 0x200>; 578 interrupts = <19 IRQ_TYPE_LEVEL_HIGH 7>; 579 #address-cells = <1>; 580 #size-cells = <0>; 581 clocks = <&pmc PMC_TYPE_PERIPHERAL 19>; 582 dmas = <&dma0 583 (AT91_XDMAC_DT_MEM_IF(0) | 584 AT91_XDMAC_DT_PER_IF(1) | 585 AT91_XDMAC_DT_PERID(11))>, 586 <&dma0 587 (AT91_XDMAC_DT_MEM_IF(0) | 588 AT91_XDMAC_DT_PER_IF(1) | 589 AT91_XDMAC_DT_PERID(12))>; 590 dma-names = "tx", "rx"; 591 atmel,fifo-size = <16>; 592 status = "disabled"; 593 }; 594 }; 595 596 flx1: flexcom@f8038000 { 597 compatible = "atmel,sama5d2-flexcom"; 598 reg = <0xf8038000 0x200>; 599 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>; 600 #address-cells = <1>; 601 #size-cells = <1>; 602 ranges = <0x0 0xf8038000 0x800>; 603 status = "disabled"; 604 605 uart6: serial@200 { 606 compatible = "atmel,at91sam9260-usart"; 607 reg = <0x200 0x200>; 608 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 609 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 7>; 610 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>; 611 clock-names = "usart"; 612 dmas = <&dma0 613 (AT91_XDMAC_DT_MEM_IF(0) | 614 AT91_XDMAC_DT_PER_IF(1) | 615 AT91_XDMAC_DT_PERID(13))>, 616 <&dma0 617 (AT91_XDMAC_DT_MEM_IF(0) | 618 AT91_XDMAC_DT_PER_IF(1) | 619 AT91_XDMAC_DT_PERID(14))>; 620 dma-names = "tx", "rx"; 621 atmel,fifo-size = <32>; 622 status = "disabled"; 623 }; 624 625 spi3: spi@400 { 626 compatible = "atmel,at91rm9200-spi"; 627 reg = <0x400 0x200>; 628 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 7>; 629 #address-cells = <1>; 630 #size-cells = <0>; 631 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>; 632 clock-names = "spi_clk"; 633 dmas = <&dma0 634 (AT91_XDMAC_DT_MEM_IF(0) | 635 AT91_XDMAC_DT_PER_IF(1) | 636 AT91_XDMAC_DT_PERID(13))>, 637 <&dma0 638 (AT91_XDMAC_DT_MEM_IF(0) | 639 AT91_XDMAC_DT_PER_IF(1) | 640 AT91_XDMAC_DT_PERID(14))>; 641 dma-names = "tx", "rx"; 642 atmel,fifo-size = <16>; 643 status = "disabled"; 644 }; 645 646 i2c3: i2c@600 { 647 compatible = "atmel,sama5d2-i2c"; 648 reg = <0x600 0x200>; 649 interrupts = <20 IRQ_TYPE_LEVEL_HIGH 7>; 650 #address-cells = <1>; 651 #size-cells = <0>; 652 clocks = <&pmc PMC_TYPE_PERIPHERAL 20>; 653 dmas = <&dma0 654 (AT91_XDMAC_DT_MEM_IF(0) | 655 AT91_XDMAC_DT_PER_IF(1) | 656 AT91_XDMAC_DT_PERID(13))>, 657 <&dma0 658 (AT91_XDMAC_DT_MEM_IF(0) | 659 AT91_XDMAC_DT_PER_IF(1) | 660 AT91_XDMAC_DT_PERID(14))>; 661 dma-names = "tx", "rx"; 662 atmel,fifo-size = <16>; 663 status = "disabled"; 664 }; 665 }; 666 667 securam: sram@f8044000 { 668 compatible = "atmel,sama5d2-securam", "mmio-sram"; 669 reg = <0xf8044000 0x1420>; 670 clocks = <&pmc PMC_TYPE_PERIPHERAL 51>; 671 #address-cells = <1>; 672 #size-cells = <1>; 673 no-memory-wc; 674 ranges = <0 0xf8044000 0x1420>; 675 }; 676 677 reset_controller: reset-controller@f8048000 { 678 compatible = "atmel,sama5d3-rstc"; 679 reg = <0xf8048000 0x10>; 680 clocks = <&clk32k>; 681 }; 682 683 shutdown_controller: shdwc@f8048010 { 684 compatible = "atmel,sama5d2-shdwc"; 685 reg = <0xf8048010 0x10>; 686 clocks = <&clk32k>; 687 #address-cells = <1>; 688 #size-cells = <0>; 689 atmel,wakeup-rtc-timer; 690 }; 691 692 pit: timer@f8048030 { 693 compatible = "atmel,at91sam9260-pit"; 694 reg = <0xf8048030 0x10>; 695 interrupts = <3 IRQ_TYPE_LEVEL_HIGH 5>; 696 clocks = <&pmc PMC_TYPE_CORE PMC_MCK2>; 697 }; 698 699 watchdog: watchdog@f8048040 { 700 compatible = "atmel,sama5d4-wdt"; 701 reg = <0xf8048040 0x10>; 702 interrupts = <4 IRQ_TYPE_LEVEL_HIGH 7>; 703 clocks = <&clk32k>; 704 status = "disabled"; 705 }; 706 707 clk32k: sckc@f8048050 { 708 compatible = "atmel,sama5d4-sckc"; 709 reg = <0xf8048050 0x4>; 710 711 clocks = <&slow_xtal>; 712 #clock-cells = <0>; 713 }; 714 715 rtc: rtc@f80480b0 { 716 compatible = "atmel,sama5d2-rtc"; 717 reg = <0xf80480b0 0x30>; 718 interrupts = <74 IRQ_TYPE_LEVEL_HIGH 7>; 719 clocks = <&clk32k>; 720 }; 721 722 i2s0: i2s@f8050000 { 723 compatible = "atmel,sama5d2-i2s"; 724 reg = <0xf8050000 0x100>; 725 interrupts = <54 IRQ_TYPE_LEVEL_HIGH 7>; 726 dmas = <&dma0 727 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 728 AT91_XDMAC_DT_PERID(31))>, 729 <&dma0 730 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 731 AT91_XDMAC_DT_PERID(32))>; 732 dma-names = "tx", "rx"; 733 clocks = <&pmc PMC_TYPE_PERIPHERAL 54>, <&pmc PMC_TYPE_GCK 54>; 734 clock-names = "pclk", "gclk"; 735 assigned-clocks = <&pmc PMC_TYPE_CORE PMC_I2S0_MUX>; 736 assigned-clock-parents = <&pmc PMC_TYPE_GCK 54>; 737 status = "disabled"; 738 }; 739 740 can0: can@f8054000 { 741 compatible = "bosch,m_can"; 742 reg = <0xf8054000 0x4000>, <0x210000 0x1c00>; 743 reg-names = "m_can", "message_ram"; 744 interrupts = <56 IRQ_TYPE_LEVEL_HIGH 7>, 745 <64 IRQ_TYPE_LEVEL_HIGH 7>; 746 interrupt-names = "int0", "int1"; 747 clocks = <&pmc PMC_TYPE_PERIPHERAL 56>, <&pmc PMC_TYPE_GCK 56>; 748 clock-names = "hclk", "cclk"; 749 assigned-clocks = <&pmc PMC_TYPE_GCK 56>; 750 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>; 751 assigned-clock-rates = <40000000>; 752 bosch,mram-cfg = <0x0 0 0 64 0 0 32 32>; 753 status = "disabled"; 754 }; 755 756 spi1: spi@fc000000 { 757 compatible = "atmel,at91rm9200-spi"; 758 reg = <0xfc000000 0x100>; 759 interrupts = <34 IRQ_TYPE_LEVEL_HIGH 7>; 760 dmas = <&dma0 761 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 762 AT91_XDMAC_DT_PERID(8))>, 763 <&dma0 764 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 765 AT91_XDMAC_DT_PERID(9))>; 766 dma-names = "tx", "rx"; 767 clocks = <&pmc PMC_TYPE_PERIPHERAL 34>; 768 clock-names = "spi_clk"; 769 atmel,fifo-size = <16>; 770 #address-cells = <1>; 771 #size-cells = <0>; 772 status = "disabled"; 773 }; 774 775 uart3: serial@fc008000 { 776 compatible = "atmel,at91sam9260-usart"; 777 reg = <0xfc008000 0x100>; 778 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 779 interrupts = <27 IRQ_TYPE_LEVEL_HIGH 7>; 780 dmas = <&dma1 781 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 782 AT91_XDMAC_DT_PERID(41))>, 783 <&dma1 784 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 785 AT91_XDMAC_DT_PERID(42))>; 786 dma-names = "tx", "rx"; 787 clocks = <&pmc PMC_TYPE_PERIPHERAL 27>; 788 clock-names = "usart"; 789 status = "disabled"; 790 }; 791 792 uart4: serial@fc00c000 { 793 compatible = "atmel,at91sam9260-usart"; 794 reg = <0xfc00c000 0x100>; 795 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 796 dmas = <&dma0 797 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 798 AT91_XDMAC_DT_PERID(43))>, 799 <&dma0 800 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 801 AT91_XDMAC_DT_PERID(44))>; 802 dma-names = "tx", "rx"; 803 interrupts = <28 IRQ_TYPE_LEVEL_HIGH 7>; 804 clocks = <&pmc PMC_TYPE_PERIPHERAL 28>; 805 clock-names = "usart"; 806 status = "disabled"; 807 }; 808 809 flx2: flexcom@fc010000 { 810 compatible = "atmel,sama5d2-flexcom"; 811 reg = <0xfc010000 0x200>; 812 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>; 813 #address-cells = <1>; 814 #size-cells = <1>; 815 ranges = <0x0 0xfc010000 0x800>; 816 status = "disabled"; 817 818 uart7: serial@200 { 819 compatible = "atmel,at91sam9260-usart"; 820 reg = <0x200 0x200>; 821 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 822 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 7>; 823 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>; 824 clock-names = "usart"; 825 dmas = <&dma0 826 (AT91_XDMAC_DT_MEM_IF(0) | 827 AT91_XDMAC_DT_PER_IF(1) | 828 AT91_XDMAC_DT_PERID(15))>, 829 <&dma0 830 (AT91_XDMAC_DT_MEM_IF(0) | 831 AT91_XDMAC_DT_PER_IF(1) | 832 AT91_XDMAC_DT_PERID(16))>; 833 dma-names = "tx", "rx"; 834 atmel,fifo-size = <32>; 835 status = "disabled"; 836 }; 837 838 spi4: spi@400 { 839 compatible = "atmel,at91rm9200-spi"; 840 reg = <0x400 0x200>; 841 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 7>; 842 #address-cells = <1>; 843 #size-cells = <0>; 844 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>; 845 clock-names = "spi_clk"; 846 dmas = <&dma0 847 (AT91_XDMAC_DT_MEM_IF(0) | 848 AT91_XDMAC_DT_PER_IF(1) | 849 AT91_XDMAC_DT_PERID(15))>, 850 <&dma0 851 (AT91_XDMAC_DT_MEM_IF(0) | 852 AT91_XDMAC_DT_PER_IF(1) | 853 AT91_XDMAC_DT_PERID(16))>; 854 dma-names = "tx", "rx"; 855 atmel,fifo-size = <16>; 856 status = "disabled"; 857 }; 858 859 i2c4: i2c@600 { 860 compatible = "atmel,sama5d2-i2c"; 861 reg = <0x600 0x200>; 862 interrupts = <21 IRQ_TYPE_LEVEL_HIGH 7>; 863 #address-cells = <1>; 864 #size-cells = <0>; 865 clocks = <&pmc PMC_TYPE_PERIPHERAL 21>; 866 dmas = <&dma0 867 (AT91_XDMAC_DT_MEM_IF(0) | 868 AT91_XDMAC_DT_PER_IF(1) | 869 AT91_XDMAC_DT_PERID(15))>, 870 <&dma0 871 (AT91_XDMAC_DT_MEM_IF(0) | 872 AT91_XDMAC_DT_PER_IF(1) | 873 AT91_XDMAC_DT_PERID(16))>; 874 dma-names = "tx", "rx"; 875 atmel,fifo-size = <16>; 876 status = "disabled"; 877 }; 878 }; 879 880 flx3: flexcom@fc014000 { 881 compatible = "atmel,sama5d2-flexcom"; 882 reg = <0xfc014000 0x200>; 883 clocks = <&pmc PMC_TYPE_PERIPHERAL 22>; 884 #address-cells = <1>; 885 #size-cells = <1>; 886 ranges = <0x0 0xfc014000 0x800>; 887 status = "disabled"; 888 889 uart8: serial@200 { 890 compatible = "atmel,at91sam9260-usart"; 891 reg = <0x200 0x200>; 892 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 893 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 7>; 894 clocks = <&pmc PMC_TYPE_PERIPHERAL 22>; 895 clock-names = "usart"; 896 dmas = <&dma0 897 (AT91_XDMAC_DT_MEM_IF(0) | 898 AT91_XDMAC_DT_PER_IF(1) | 899 AT91_XDMAC_DT_PERID(17))>, 900 <&dma0 901 (AT91_XDMAC_DT_MEM_IF(0) | 902 AT91_XDMAC_DT_PER_IF(1) | 903 AT91_XDMAC_DT_PERID(18))>; 904 dma-names = "tx", "rx"; 905 atmel,fifo-size = <32>; 906 status = "disabled"; 907 }; 908 909 spi5: spi@400 { 910 compatible = "atmel,at91rm9200-spi"; 911 reg = <0x400 0x200>; 912 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 7>; 913 #address-cells = <1>; 914 #size-cells = <0>; 915 clocks = <&pmc PMC_TYPE_PERIPHERAL 22>; 916 clock-names = "spi_clk"; 917 dmas = <&dma0 918 (AT91_XDMAC_DT_MEM_IF(0) | 919 AT91_XDMAC_DT_PER_IF(1) | 920 AT91_XDMAC_DT_PERID(17))>, 921 <&dma0 922 (AT91_XDMAC_DT_MEM_IF(0) | 923 AT91_XDMAC_DT_PER_IF(1) | 924 AT91_XDMAC_DT_PERID(18))>; 925 dma-names = "tx", "rx"; 926 atmel,fifo-size = <16>; 927 status = "disabled"; 928 }; 929 930 i2c5: i2c@600 { 931 compatible = "atmel,sama5d2-i2c"; 932 reg = <0x600 0x200>; 933 interrupts = <22 IRQ_TYPE_LEVEL_HIGH 7>; 934 #address-cells = <1>; 935 #size-cells = <0>; 936 clocks = <&pmc PMC_TYPE_PERIPHERAL 22>; 937 dmas = <&dma0 938 (AT91_XDMAC_DT_MEM_IF(0) | 939 AT91_XDMAC_DT_PER_IF(1) | 940 AT91_XDMAC_DT_PERID(17))>, 941 <&dma0 942 (AT91_XDMAC_DT_MEM_IF(0) | 943 AT91_XDMAC_DT_PER_IF(1) | 944 AT91_XDMAC_DT_PERID(18))>; 945 dma-names = "tx", "rx"; 946 atmel,fifo-size = <16>; 947 status = "disabled"; 948 }; 949 950 }; 951 952 flx4: flexcom@fc018000 { 953 compatible = "atmel,sama5d2-flexcom"; 954 reg = <0xfc018000 0x200>; 955 clocks = <&pmc PMC_TYPE_PERIPHERAL 23>; 956 #address-cells = <1>; 957 #size-cells = <1>; 958 ranges = <0x0 0xfc018000 0x800>; 959 status = "disabled"; 960 961 uart9: serial@200 { 962 compatible = "atmel,at91sam9260-usart"; 963 reg = <0x200 0x200>; 964 atmel,usart-mode = <AT91_USART_MODE_SERIAL>; 965 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 7>; 966 clocks = <&pmc PMC_TYPE_PERIPHERAL 23>; 967 clock-names = "usart"; 968 dmas = <&dma0 969 (AT91_XDMAC_DT_MEM_IF(0) | 970 AT91_XDMAC_DT_PER_IF(1) | 971 AT91_XDMAC_DT_PERID(19))>, 972 <&dma0 973 (AT91_XDMAC_DT_MEM_IF(0) | 974 AT91_XDMAC_DT_PER_IF(1) | 975 AT91_XDMAC_DT_PERID(20))>; 976 dma-names = "tx", "rx"; 977 atmel,fifo-size = <32>; 978 status = "disabled"; 979 }; 980 981 spi6: spi@400 { 982 compatible = "atmel,at91rm9200-spi"; 983 reg = <0x400 0x200>; 984 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 7>; 985 #address-cells = <1>; 986 #size-cells = <0>; 987 clocks = <&pmc PMC_TYPE_PERIPHERAL 23>; 988 clock-names = "spi_clk"; 989 dmas = <&dma0 990 (AT91_XDMAC_DT_MEM_IF(0) | 991 AT91_XDMAC_DT_PER_IF(1) | 992 AT91_XDMAC_DT_PERID(19))>, 993 <&dma0 994 (AT91_XDMAC_DT_MEM_IF(0) | 995 AT91_XDMAC_DT_PER_IF(1) | 996 AT91_XDMAC_DT_PERID(20))>; 997 dma-names = "tx", "rx"; 998 atmel,fifo-size = <16>; 999 status = "disabled"; 1000 }; 1001 1002 i2c6: i2c@600 { 1003 compatible = "atmel,sama5d2-i2c"; 1004 reg = <0x600 0x200>; 1005 interrupts = <23 IRQ_TYPE_LEVEL_HIGH 7>; 1006 #address-cells = <1>; 1007 #size-cells = <0>; 1008 clocks = <&pmc PMC_TYPE_PERIPHERAL 23>; 1009 dmas = <&dma0 1010 (AT91_XDMAC_DT_MEM_IF(0) | 1011 AT91_XDMAC_DT_PER_IF(1) | 1012 AT91_XDMAC_DT_PERID(19))>, 1013 <&dma0 1014 (AT91_XDMAC_DT_MEM_IF(0) | 1015 AT91_XDMAC_DT_PER_IF(1) | 1016 AT91_XDMAC_DT_PERID(20))>; 1017 dma-names = "tx", "rx"; 1018 atmel,fifo-size = <16>; 1019 status = "disabled"; 1020 }; 1021 }; 1022 1023 trng@fc01c000 { 1024 compatible = "atmel,at91sam9g45-trng"; 1025 reg = <0xfc01c000 0x100>; 1026 interrupts = <47 IRQ_TYPE_LEVEL_HIGH 0>; 1027 clocks = <&pmc PMC_TYPE_PERIPHERAL 47>; 1028 }; 1029 1030 aic: interrupt-controller@fc020000 { 1031 #interrupt-cells = <3>; 1032 compatible = "atmel,sama5d2-aic"; 1033 interrupt-controller; 1034 reg = <0xfc020000 0x200>; 1035 atmel,external-irqs = <49>; 1036 }; 1037 1038 i2c1: i2c@fc028000 { 1039 compatible = "atmel,sama5d2-i2c"; 1040 reg = <0xfc028000 0x100>; 1041 interrupts = <30 IRQ_TYPE_LEVEL_HIGH 7>; 1042 dmas = <&dma0 1043 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1044 AT91_XDMAC_DT_PERID(2))>, 1045 <&dma0 1046 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1047 AT91_XDMAC_DT_PERID(3))>; 1048 dma-names = "tx", "rx"; 1049 #address-cells = <1>; 1050 #size-cells = <0>; 1051 clocks = <&pmc PMC_TYPE_PERIPHERAL 30>; 1052 atmel,fifo-size = <16>; 1053 status = "disabled"; 1054 }; 1055 1056 adc: adc@fc030000 { 1057 compatible = "atmel,sama5d2-adc"; 1058 reg = <0xfc030000 0x100>; 1059 interrupts = <40 IRQ_TYPE_LEVEL_HIGH 7>; 1060 clocks = <&pmc PMC_TYPE_PERIPHERAL 40>; 1061 clock-names = "adc_clk"; 1062 dmas = <&dma0 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | AT91_XDMAC_DT_PERID(25))>; 1063 dma-names = "rx"; 1064 atmel,min-sample-rate-hz = <200000>; 1065 atmel,max-sample-rate-hz = <20000000>; 1066 atmel,startup-time-ms = <4>; 1067 atmel,trigger-edge-type = <IRQ_TYPE_EDGE_RISING>; 1068 #io-channel-cells = <1>; 1069 status = "disabled"; 1070 }; 1071 1072 pioA: pinctrl@fc038000 { 1073 compatible = "atmel,sama5d2-pinctrl"; 1074 reg = <0xfc038000 0x600>; 1075 interrupts = <18 IRQ_TYPE_LEVEL_HIGH 7>, 1076 <68 IRQ_TYPE_LEVEL_HIGH 7>, 1077 <69 IRQ_TYPE_LEVEL_HIGH 7>, 1078 <70 IRQ_TYPE_LEVEL_HIGH 7>; 1079 interrupt-controller; 1080 #interrupt-cells = <2>; 1081 gpio-controller; 1082 #gpio-cells = <2>; 1083 clocks = <&pmc PMC_TYPE_PERIPHERAL 18>; 1084 }; 1085 1086 pioBU: secumod@fc040000 { 1087 compatible = "atmel,sama5d2-secumod", "syscon"; 1088 reg = <0xfc040000 0x100>; 1089 1090 gpio-controller; 1091 #gpio-cells = <2>; 1092 }; 1093 1094 tdes: crypto@fc044000 { 1095 compatible = "atmel,at91sam9g46-tdes"; 1096 reg = <0xfc044000 0x100>; 1097 interrupts = <11 IRQ_TYPE_LEVEL_HIGH 0>; 1098 dmas = <&dma0 1099 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1100 AT91_XDMAC_DT_PERID(28))>, 1101 <&dma0 1102 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1103 AT91_XDMAC_DT_PERID(29))>; 1104 dma-names = "tx", "rx"; 1105 clocks = <&pmc PMC_TYPE_PERIPHERAL 11>; 1106 clock-names = "tdes_clk"; 1107 }; 1108 1109 classd: classd@fc048000 { 1110 compatible = "atmel,sama5d2-classd"; 1111 reg = <0xfc048000 0x100>; 1112 interrupts = <59 IRQ_TYPE_LEVEL_HIGH 7>; 1113 dmas = <&dma0 1114 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1115 AT91_XDMAC_DT_PERID(47))>; 1116 dma-names = "tx"; 1117 clocks = <&pmc PMC_TYPE_PERIPHERAL 59>, <&pmc PMC_TYPE_GCK 59>; 1118 clock-names = "pclk", "gclk"; 1119 status = "disabled"; 1120 }; 1121 1122 i2s1: i2s@fc04c000 { 1123 compatible = "atmel,sama5d2-i2s"; 1124 reg = <0xfc04c000 0x100>; 1125 interrupts = <55 IRQ_TYPE_LEVEL_HIGH 7>; 1126 dmas = <&dma0 1127 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1128 AT91_XDMAC_DT_PERID(33))>, 1129 <&dma0 1130 (AT91_XDMAC_DT_MEM_IF(0) | AT91_XDMAC_DT_PER_IF(1) | 1131 AT91_XDMAC_DT_PERID(34))>; 1132 dma-names = "tx", "rx"; 1133 clocks = <&pmc PMC_TYPE_PERIPHERAL 55>, <&pmc PMC_TYPE_GCK 55>; 1134 clock-names = "pclk", "gclk"; 1135 assigned-clocks = <&pmc PMC_TYPE_CORE PMC_I2S1_MUX>; 1136 assigned-clock-parents = <&pmc PMC_TYPE_GCK 55>; 1137 status = "disabled"; 1138 }; 1139 1140 can1: can@fc050000 { 1141 compatible = "bosch,m_can"; 1142 reg = <0xfc050000 0x4000>, <0x210000 0x3800>; 1143 reg-names = "m_can", "message_ram"; 1144 interrupts = <57 IRQ_TYPE_LEVEL_HIGH 7>, 1145 <65 IRQ_TYPE_LEVEL_HIGH 7>; 1146 interrupt-names = "int0", "int1"; 1147 clocks = <&pmc PMC_TYPE_PERIPHERAL 57>, <&pmc PMC_TYPE_GCK 57>; 1148 clock-names = "hclk", "cclk"; 1149 assigned-clocks = <&pmc PMC_TYPE_GCK 57>; 1150 assigned-clock-parents = <&pmc PMC_TYPE_CORE PMC_UTMI>; 1151 assigned-clock-rates = <40000000>; 1152 bosch,mram-cfg = <0x1c00 0 0 64 0 0 32 32>; 1153 status = "disabled"; 1154 }; 1155 1156 sfrbu: sfr@fc05c000 { 1157 compatible = "atmel,sama5d2-sfrbu", "syscon"; 1158 reg = <0xfc05c000 0x20>; 1159 }; 1160 1161 chipid@fc069000 { 1162 compatible = "atmel,sama5d2-chipid"; 1163 reg = <0xfc069000 0x8>; 1164 }; 1165 }; 1166 }; 1167}; 1168