1 /*
2 STV0900/0903 Multistandard Broadcast Frontend driver
3 Copyright (C) Manu Abraham <abraham.manu@gmail.com>
4
5 Copyright (C) ST Microelectronics
6
7 This program is free software; you can redistribute it and/or modify
8 it under the terms of the GNU General Public License as published by
9 the Free Software Foundation; either version 2 of the License, or
10 (at your option) any later version.
11
12 This program is distributed in the hope that it will be useful,
13 but WITHOUT ANY WARRANTY; without even the implied warranty of
14 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
15 GNU General Public License for more details.
16
17 You should have received a copy of the GNU General Public License
18 along with this program; if not, write to the Free Software
19 Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
20 */
21
22 #include <linux/init.h>
23 #include <linux/kernel.h>
24 #include <linux/module.h>
25 #include <linux/string.h>
26 #include <linux/slab.h>
27 #include <linux/mutex.h>
28
29 #include <linux/dvb/frontend.h>
30 #include "dvb_frontend.h"
31
32 #include "stv6110x.h" /* for demodulator internal modes */
33
34 #include "stv090x_reg.h"
35 #include "stv090x.h"
36 #include "stv090x_priv.h"
37
38 static unsigned int verbose;
39 module_param(verbose, int, 0644);
40
41 /* internal params node */
42 struct stv090x_dev {
43 /* pointer for internal params, one for each pair of demods */
44 struct stv090x_internal *internal;
45 struct stv090x_dev *next_dev;
46 };
47
48 /* first internal params */
49 static struct stv090x_dev *stv090x_first_dev;
50
51 /* find chip by i2c adapter and i2c address */
find_dev(struct i2c_adapter * i2c_adap,u8 i2c_addr)52 static struct stv090x_dev *find_dev(struct i2c_adapter *i2c_adap,
53 u8 i2c_addr)
54 {
55 struct stv090x_dev *temp_dev = stv090x_first_dev;
56
57 /*
58 Search of the last stv0900 chip or
59 find it by i2c adapter and i2c address */
60 while ((temp_dev != NULL) &&
61 ((temp_dev->internal->i2c_adap != i2c_adap) ||
62 (temp_dev->internal->i2c_addr != i2c_addr))) {
63
64 temp_dev = temp_dev->next_dev;
65 }
66
67 return temp_dev;
68 }
69
70 /* deallocating chip */
remove_dev(struct stv090x_internal * internal)71 static void remove_dev(struct stv090x_internal *internal)
72 {
73 struct stv090x_dev *prev_dev = stv090x_first_dev;
74 struct stv090x_dev *del_dev = find_dev(internal->i2c_adap,
75 internal->i2c_addr);
76
77 if (del_dev != NULL) {
78 if (del_dev == stv090x_first_dev) {
79 stv090x_first_dev = del_dev->next_dev;
80 } else {
81 while (prev_dev->next_dev != del_dev)
82 prev_dev = prev_dev->next_dev;
83
84 prev_dev->next_dev = del_dev->next_dev;
85 }
86
87 kfree(del_dev);
88 }
89 }
90
91 /* allocating new chip */
append_internal(struct stv090x_internal * internal)92 static struct stv090x_dev *append_internal(struct stv090x_internal *internal)
93 {
94 struct stv090x_dev *new_dev;
95 struct stv090x_dev *temp_dev;
96
97 new_dev = kmalloc(sizeof(struct stv090x_dev), GFP_KERNEL);
98 if (new_dev != NULL) {
99 new_dev->internal = internal;
100 new_dev->next_dev = NULL;
101
102 /* append to list */
103 if (stv090x_first_dev == NULL) {
104 stv090x_first_dev = new_dev;
105 } else {
106 temp_dev = stv090x_first_dev;
107 while (temp_dev->next_dev != NULL)
108 temp_dev = temp_dev->next_dev;
109
110 temp_dev->next_dev = new_dev;
111 }
112 }
113
114 return new_dev;
115 }
116
117
118 /* DVBS1 and DSS C/N Lookup table */
119 static const struct stv090x_tab stv090x_s1cn_tab[] = {
120 { 0, 8917 }, /* 0.0dB */
121 { 5, 8801 }, /* 0.5dB */
122 { 10, 8667 }, /* 1.0dB */
123 { 15, 8522 }, /* 1.5dB */
124 { 20, 8355 }, /* 2.0dB */
125 { 25, 8175 }, /* 2.5dB */
126 { 30, 7979 }, /* 3.0dB */
127 { 35, 7763 }, /* 3.5dB */
128 { 40, 7530 }, /* 4.0dB */
129 { 45, 7282 }, /* 4.5dB */
130 { 50, 7026 }, /* 5.0dB */
131 { 55, 6781 }, /* 5.5dB */
132 { 60, 6514 }, /* 6.0dB */
133 { 65, 6241 }, /* 6.5dB */
134 { 70, 5965 }, /* 7.0dB */
135 { 75, 5690 }, /* 7.5dB */
136 { 80, 5424 }, /* 8.0dB */
137 { 85, 5161 }, /* 8.5dB */
138 { 90, 4902 }, /* 9.0dB */
139 { 95, 4654 }, /* 9.5dB */
140 { 100, 4417 }, /* 10.0dB */
141 { 105, 4186 }, /* 10.5dB */
142 { 110, 3968 }, /* 11.0dB */
143 { 115, 3757 }, /* 11.5dB */
144 { 120, 3558 }, /* 12.0dB */
145 { 125, 3366 }, /* 12.5dB */
146 { 130, 3185 }, /* 13.0dB */
147 { 135, 3012 }, /* 13.5dB */
148 { 140, 2850 }, /* 14.0dB */
149 { 145, 2698 }, /* 14.5dB */
150 { 150, 2550 }, /* 15.0dB */
151 { 160, 2283 }, /* 16.0dB */
152 { 170, 2042 }, /* 17.0dB */
153 { 180, 1827 }, /* 18.0dB */
154 { 190, 1636 }, /* 19.0dB */
155 { 200, 1466 }, /* 20.0dB */
156 { 210, 1315 }, /* 21.0dB */
157 { 220, 1181 }, /* 22.0dB */
158 { 230, 1064 }, /* 23.0dB */
159 { 240, 960 }, /* 24.0dB */
160 { 250, 869 }, /* 25.0dB */
161 { 260, 792 }, /* 26.0dB */
162 { 270, 724 }, /* 27.0dB */
163 { 280, 665 }, /* 28.0dB */
164 { 290, 616 }, /* 29.0dB */
165 { 300, 573 }, /* 30.0dB */
166 { 310, 537 }, /* 31.0dB */
167 { 320, 507 }, /* 32.0dB */
168 { 330, 483 }, /* 33.0dB */
169 { 400, 398 }, /* 40.0dB */
170 { 450, 381 }, /* 45.0dB */
171 { 500, 377 } /* 50.0dB */
172 };
173
174 /* DVBS2 C/N Lookup table */
175 static const struct stv090x_tab stv090x_s2cn_tab[] = {
176 { -30, 13348 }, /* -3.0dB */
177 { -20, 12640 }, /* -2d.0B */
178 { -10, 11883 }, /* -1.0dB */
179 { 0, 11101 }, /* -0.0dB */
180 { 5, 10718 }, /* 0.5dB */
181 { 10, 10339 }, /* 1.0dB */
182 { 15, 9947 }, /* 1.5dB */
183 { 20, 9552 }, /* 2.0dB */
184 { 25, 9183 }, /* 2.5dB */
185 { 30, 8799 }, /* 3.0dB */
186 { 35, 8422 }, /* 3.5dB */
187 { 40, 8062 }, /* 4.0dB */
188 { 45, 7707 }, /* 4.5dB */
189 { 50, 7353 }, /* 5.0dB */
190 { 55, 7025 }, /* 5.5dB */
191 { 60, 6684 }, /* 6.0dB */
192 { 65, 6331 }, /* 6.5dB */
193 { 70, 6036 }, /* 7.0dB */
194 { 75, 5727 }, /* 7.5dB */
195 { 80, 5437 }, /* 8.0dB */
196 { 85, 5164 }, /* 8.5dB */
197 { 90, 4902 }, /* 9.0dB */
198 { 95, 4653 }, /* 9.5dB */
199 { 100, 4408 }, /* 10.0dB */
200 { 105, 4187 }, /* 10.5dB */
201 { 110, 3961 }, /* 11.0dB */
202 { 115, 3751 }, /* 11.5dB */
203 { 120, 3558 }, /* 12.0dB */
204 { 125, 3368 }, /* 12.5dB */
205 { 130, 3191 }, /* 13.0dB */
206 { 135, 3017 }, /* 13.5dB */
207 { 140, 2862 }, /* 14.0dB */
208 { 145, 2710 }, /* 14.5dB */
209 { 150, 2565 }, /* 15.0dB */
210 { 160, 2300 }, /* 16.0dB */
211 { 170, 2058 }, /* 17.0dB */
212 { 180, 1849 }, /* 18.0dB */
213 { 190, 1663 }, /* 19.0dB */
214 { 200, 1495 }, /* 20.0dB */
215 { 210, 1349 }, /* 21.0dB */
216 { 220, 1222 }, /* 22.0dB */
217 { 230, 1110 }, /* 23.0dB */
218 { 240, 1011 }, /* 24.0dB */
219 { 250, 925 }, /* 25.0dB */
220 { 260, 853 }, /* 26.0dB */
221 { 270, 789 }, /* 27.0dB */
222 { 280, 734 }, /* 28.0dB */
223 { 290, 690 }, /* 29.0dB */
224 { 300, 650 }, /* 30.0dB */
225 { 310, 619 }, /* 31.0dB */
226 { 320, 593 }, /* 32.0dB */
227 { 330, 571 }, /* 33.0dB */
228 { 400, 498 }, /* 40.0dB */
229 { 450, 484 }, /* 45.0dB */
230 { 500, 481 } /* 50.0dB */
231 };
232
233 /* RF level C/N lookup table */
234 static const struct stv090x_tab stv090x_rf_tab[] = {
235 { -5, 0xcaa1 }, /* -5dBm */
236 { -10, 0xc229 }, /* -10dBm */
237 { -15, 0xbb08 }, /* -15dBm */
238 { -20, 0xb4bc }, /* -20dBm */
239 { -25, 0xad5a }, /* -25dBm */
240 { -30, 0xa298 }, /* -30dBm */
241 { -35, 0x98a8 }, /* -35dBm */
242 { -40, 0x8389 }, /* -40dBm */
243 { -45, 0x59be }, /* -45dBm */
244 { -50, 0x3a14 }, /* -50dBm */
245 { -55, 0x2d11 }, /* -55dBm */
246 { -60, 0x210d }, /* -60dBm */
247 { -65, 0xa14f }, /* -65dBm */
248 { -70, 0x07aa } /* -70dBm */
249 };
250
251
252 static struct stv090x_reg stv0900_initval[] = {
253
254 { STV090x_OUTCFG, 0x00 },
255 { STV090x_MODECFG, 0xff },
256 { STV090x_AGCRF1CFG, 0x11 },
257 { STV090x_AGCRF2CFG, 0x13 },
258 { STV090x_TSGENERAL1X, 0x14 },
259 { STV090x_TSTTNR2, 0x21 },
260 { STV090x_TSTTNR4, 0x21 },
261 { STV090x_P2_DISTXCTL, 0x22 },
262 { STV090x_P2_F22TX, 0xc0 },
263 { STV090x_P2_F22RX, 0xc0 },
264 { STV090x_P2_DISRXCTL, 0x00 },
265 { STV090x_P2_DMDCFGMD, 0xF9 },
266 { STV090x_P2_DEMOD, 0x08 },
267 { STV090x_P2_DMDCFG3, 0xc4 },
268 { STV090x_P2_CARFREQ, 0xed },
269 { STV090x_P2_LDT, 0xd0 },
270 { STV090x_P2_LDT2, 0xb8 },
271 { STV090x_P2_TMGCFG, 0xd2 },
272 { STV090x_P2_TMGTHRISE, 0x20 },
273 { STV090x_P1_TMGCFG, 0xd2 },
274
275 { STV090x_P2_TMGTHFALL, 0x00 },
276 { STV090x_P2_FECSPY, 0x88 },
277 { STV090x_P2_FSPYDATA, 0x3a },
278 { STV090x_P2_FBERCPT4, 0x00 },
279 { STV090x_P2_FSPYBER, 0x10 },
280 { STV090x_P2_ERRCTRL1, 0x35 },
281 { STV090x_P2_ERRCTRL2, 0xc1 },
282 { STV090x_P2_CFRICFG, 0xf8 },
283 { STV090x_P2_NOSCFG, 0x1c },
284 { STV090x_P2_DMDTOM, 0x20 },
285 { STV090x_P2_CORRELMANT, 0x70 },
286 { STV090x_P2_CORRELABS, 0x88 },
287 { STV090x_P2_AGC2O, 0x5b },
288 { STV090x_P2_AGC2REF, 0x38 },
289 { STV090x_P2_CARCFG, 0xe4 },
290 { STV090x_P2_ACLC, 0x1A },
291 { STV090x_P2_BCLC, 0x09 },
292 { STV090x_P2_CARHDR, 0x08 },
293 { STV090x_P2_KREFTMG, 0xc1 },
294 { STV090x_P2_SFRUPRATIO, 0xf0 },
295 { STV090x_P2_SFRLOWRATIO, 0x70 },
296 { STV090x_P2_SFRSTEP, 0x58 },
297 { STV090x_P2_TMGCFG2, 0x01 },
298 { STV090x_P2_CAR2CFG, 0x26 },
299 { STV090x_P2_BCLC2S2Q, 0x86 },
300 { STV090x_P2_BCLC2S28, 0x86 },
301 { STV090x_P2_SMAPCOEF7, 0x77 },
302 { STV090x_P2_SMAPCOEF6, 0x85 },
303 { STV090x_P2_SMAPCOEF5, 0x77 },
304 { STV090x_P2_TSCFGL, 0x20 },
305 { STV090x_P2_DMDCFG2, 0x3b },
306 { STV090x_P2_MODCODLST0, 0xff },
307 { STV090x_P2_MODCODLST1, 0xff },
308 { STV090x_P2_MODCODLST2, 0xff },
309 { STV090x_P2_MODCODLST3, 0xff },
310 { STV090x_P2_MODCODLST4, 0xff },
311 { STV090x_P2_MODCODLST5, 0xff },
312 { STV090x_P2_MODCODLST6, 0xff },
313 { STV090x_P2_MODCODLST7, 0xcc },
314 { STV090x_P2_MODCODLST8, 0xcc },
315 { STV090x_P2_MODCODLST9, 0xcc },
316 { STV090x_P2_MODCODLSTA, 0xcc },
317 { STV090x_P2_MODCODLSTB, 0xcc },
318 { STV090x_P2_MODCODLSTC, 0xcc },
319 { STV090x_P2_MODCODLSTD, 0xcc },
320 { STV090x_P2_MODCODLSTE, 0xcc },
321 { STV090x_P2_MODCODLSTF, 0xcf },
322 { STV090x_P1_DISTXCTL, 0x22 },
323 { STV090x_P1_F22TX, 0xc0 },
324 { STV090x_P1_F22RX, 0xc0 },
325 { STV090x_P1_DISRXCTL, 0x00 },
326 { STV090x_P1_DMDCFGMD, 0xf9 },
327 { STV090x_P1_DEMOD, 0x08 },
328 { STV090x_P1_DMDCFG3, 0xc4 },
329 { STV090x_P1_DMDTOM, 0x20 },
330 { STV090x_P1_CARFREQ, 0xed },
331 { STV090x_P1_LDT, 0xd0 },
332 { STV090x_P1_LDT2, 0xb8 },
333 { STV090x_P1_TMGCFG, 0xd2 },
334 { STV090x_P1_TMGTHRISE, 0x20 },
335 { STV090x_P1_TMGTHFALL, 0x00 },
336 { STV090x_P1_SFRUPRATIO, 0xf0 },
337 { STV090x_P1_SFRLOWRATIO, 0x70 },
338 { STV090x_P1_TSCFGL, 0x20 },
339 { STV090x_P1_FECSPY, 0x88 },
340 { STV090x_P1_FSPYDATA, 0x3a },
341 { STV090x_P1_FBERCPT4, 0x00 },
342 { STV090x_P1_FSPYBER, 0x10 },
343 { STV090x_P1_ERRCTRL1, 0x35 },
344 { STV090x_P1_ERRCTRL2, 0xc1 },
345 { STV090x_P1_CFRICFG, 0xf8 },
346 { STV090x_P1_NOSCFG, 0x1c },
347 { STV090x_P1_CORRELMANT, 0x70 },
348 { STV090x_P1_CORRELABS, 0x88 },
349 { STV090x_P1_AGC2O, 0x5b },
350 { STV090x_P1_AGC2REF, 0x38 },
351 { STV090x_P1_CARCFG, 0xe4 },
352 { STV090x_P1_ACLC, 0x1A },
353 { STV090x_P1_BCLC, 0x09 },
354 { STV090x_P1_CARHDR, 0x08 },
355 { STV090x_P1_KREFTMG, 0xc1 },
356 { STV090x_P1_SFRSTEP, 0x58 },
357 { STV090x_P1_TMGCFG2, 0x01 },
358 { STV090x_P1_CAR2CFG, 0x26 },
359 { STV090x_P1_BCLC2S2Q, 0x86 },
360 { STV090x_P1_BCLC2S28, 0x86 },
361 { STV090x_P1_SMAPCOEF7, 0x77 },
362 { STV090x_P1_SMAPCOEF6, 0x85 },
363 { STV090x_P1_SMAPCOEF5, 0x77 },
364 { STV090x_P1_DMDCFG2, 0x3b },
365 { STV090x_P1_MODCODLST0, 0xff },
366 { STV090x_P1_MODCODLST1, 0xff },
367 { STV090x_P1_MODCODLST2, 0xff },
368 { STV090x_P1_MODCODLST3, 0xff },
369 { STV090x_P1_MODCODLST4, 0xff },
370 { STV090x_P1_MODCODLST5, 0xff },
371 { STV090x_P1_MODCODLST6, 0xff },
372 { STV090x_P1_MODCODLST7, 0xcc },
373 { STV090x_P1_MODCODLST8, 0xcc },
374 { STV090x_P1_MODCODLST9, 0xcc },
375 { STV090x_P1_MODCODLSTA, 0xcc },
376 { STV090x_P1_MODCODLSTB, 0xcc },
377 { STV090x_P1_MODCODLSTC, 0xcc },
378 { STV090x_P1_MODCODLSTD, 0xcc },
379 { STV090x_P1_MODCODLSTE, 0xcc },
380 { STV090x_P1_MODCODLSTF, 0xcf },
381 { STV090x_GENCFG, 0x1d },
382 { STV090x_NBITER_NF4, 0x37 },
383 { STV090x_NBITER_NF5, 0x29 },
384 { STV090x_NBITER_NF6, 0x37 },
385 { STV090x_NBITER_NF7, 0x33 },
386 { STV090x_NBITER_NF8, 0x31 },
387 { STV090x_NBITER_NF9, 0x2f },
388 { STV090x_NBITER_NF10, 0x39 },
389 { STV090x_NBITER_NF11, 0x3a },
390 { STV090x_NBITER_NF12, 0x29 },
391 { STV090x_NBITER_NF13, 0x37 },
392 { STV090x_NBITER_NF14, 0x33 },
393 { STV090x_NBITER_NF15, 0x2f },
394 { STV090x_NBITER_NF16, 0x39 },
395 { STV090x_NBITER_NF17, 0x3a },
396 { STV090x_NBITERNOERR, 0x04 },
397 { STV090x_GAINLLR_NF4, 0x0C },
398 { STV090x_GAINLLR_NF5, 0x0F },
399 { STV090x_GAINLLR_NF6, 0x11 },
400 { STV090x_GAINLLR_NF7, 0x14 },
401 { STV090x_GAINLLR_NF8, 0x17 },
402 { STV090x_GAINLLR_NF9, 0x19 },
403 { STV090x_GAINLLR_NF10, 0x20 },
404 { STV090x_GAINLLR_NF11, 0x21 },
405 { STV090x_GAINLLR_NF12, 0x0D },
406 { STV090x_GAINLLR_NF13, 0x0F },
407 { STV090x_GAINLLR_NF14, 0x13 },
408 { STV090x_GAINLLR_NF15, 0x1A },
409 { STV090x_GAINLLR_NF16, 0x1F },
410 { STV090x_GAINLLR_NF17, 0x21 },
411 { STV090x_RCCFGH, 0x20 },
412 { STV090x_P1_FECM, 0x01 }, /* disable DSS modes */
413 { STV090x_P2_FECM, 0x01 }, /* disable DSS modes */
414 { STV090x_P1_PRVIT, 0x2F }, /* disable PR 6/7 */
415 { STV090x_P2_PRVIT, 0x2F }, /* disable PR 6/7 */
416 };
417
418 static struct stv090x_reg stv0903_initval[] = {
419 { STV090x_OUTCFG, 0x00 },
420 { STV090x_AGCRF1CFG, 0x11 },
421 { STV090x_STOPCLK1, 0x48 },
422 { STV090x_STOPCLK2, 0x14 },
423 { STV090x_TSTTNR1, 0x27 },
424 { STV090x_TSTTNR2, 0x21 },
425 { STV090x_P1_DISTXCTL, 0x22 },
426 { STV090x_P1_F22TX, 0xc0 },
427 { STV090x_P1_F22RX, 0xc0 },
428 { STV090x_P1_DISRXCTL, 0x00 },
429 { STV090x_P1_DMDCFGMD, 0xF9 },
430 { STV090x_P1_DEMOD, 0x08 },
431 { STV090x_P1_DMDCFG3, 0xc4 },
432 { STV090x_P1_CARFREQ, 0xed },
433 { STV090x_P1_TNRCFG2, 0x82 },
434 { STV090x_P1_LDT, 0xd0 },
435 { STV090x_P1_LDT2, 0xb8 },
436 { STV090x_P1_TMGCFG, 0xd2 },
437 { STV090x_P1_TMGTHRISE, 0x20 },
438 { STV090x_P1_TMGTHFALL, 0x00 },
439 { STV090x_P1_SFRUPRATIO, 0xf0 },
440 { STV090x_P1_SFRLOWRATIO, 0x70 },
441 { STV090x_P1_TSCFGL, 0x20 },
442 { STV090x_P1_FECSPY, 0x88 },
443 { STV090x_P1_FSPYDATA, 0x3a },
444 { STV090x_P1_FBERCPT4, 0x00 },
445 { STV090x_P1_FSPYBER, 0x10 },
446 { STV090x_P1_ERRCTRL1, 0x35 },
447 { STV090x_P1_ERRCTRL2, 0xc1 },
448 { STV090x_P1_CFRICFG, 0xf8 },
449 { STV090x_P1_NOSCFG, 0x1c },
450 { STV090x_P1_DMDTOM, 0x20 },
451 { STV090x_P1_CORRELMANT, 0x70 },
452 { STV090x_P1_CORRELABS, 0x88 },
453 { STV090x_P1_AGC2O, 0x5b },
454 { STV090x_P1_AGC2REF, 0x38 },
455 { STV090x_P1_CARCFG, 0xe4 },
456 { STV090x_P1_ACLC, 0x1A },
457 { STV090x_P1_BCLC, 0x09 },
458 { STV090x_P1_CARHDR, 0x08 },
459 { STV090x_P1_KREFTMG, 0xc1 },
460 { STV090x_P1_SFRSTEP, 0x58 },
461 { STV090x_P1_TMGCFG2, 0x01 },
462 { STV090x_P1_CAR2CFG, 0x26 },
463 { STV090x_P1_BCLC2S2Q, 0x86 },
464 { STV090x_P1_BCLC2S28, 0x86 },
465 { STV090x_P1_SMAPCOEF7, 0x77 },
466 { STV090x_P1_SMAPCOEF6, 0x85 },
467 { STV090x_P1_SMAPCOEF5, 0x77 },
468 { STV090x_P1_DMDCFG2, 0x3b },
469 { STV090x_P1_MODCODLST0, 0xff },
470 { STV090x_P1_MODCODLST1, 0xff },
471 { STV090x_P1_MODCODLST2, 0xff },
472 { STV090x_P1_MODCODLST3, 0xff },
473 { STV090x_P1_MODCODLST4, 0xff },
474 { STV090x_P1_MODCODLST5, 0xff },
475 { STV090x_P1_MODCODLST6, 0xff },
476 { STV090x_P1_MODCODLST7, 0xcc },
477 { STV090x_P1_MODCODLST8, 0xcc },
478 { STV090x_P1_MODCODLST9, 0xcc },
479 { STV090x_P1_MODCODLSTA, 0xcc },
480 { STV090x_P1_MODCODLSTB, 0xcc },
481 { STV090x_P1_MODCODLSTC, 0xcc },
482 { STV090x_P1_MODCODLSTD, 0xcc },
483 { STV090x_P1_MODCODLSTE, 0xcc },
484 { STV090x_P1_MODCODLSTF, 0xcf },
485 { STV090x_GENCFG, 0x1c },
486 { STV090x_NBITER_NF4, 0x37 },
487 { STV090x_NBITER_NF5, 0x29 },
488 { STV090x_NBITER_NF6, 0x37 },
489 { STV090x_NBITER_NF7, 0x33 },
490 { STV090x_NBITER_NF8, 0x31 },
491 { STV090x_NBITER_NF9, 0x2f },
492 { STV090x_NBITER_NF10, 0x39 },
493 { STV090x_NBITER_NF11, 0x3a },
494 { STV090x_NBITER_NF12, 0x29 },
495 { STV090x_NBITER_NF13, 0x37 },
496 { STV090x_NBITER_NF14, 0x33 },
497 { STV090x_NBITER_NF15, 0x2f },
498 { STV090x_NBITER_NF16, 0x39 },
499 { STV090x_NBITER_NF17, 0x3a },
500 { STV090x_NBITERNOERR, 0x04 },
501 { STV090x_GAINLLR_NF4, 0x0C },
502 { STV090x_GAINLLR_NF5, 0x0F },
503 { STV090x_GAINLLR_NF6, 0x11 },
504 { STV090x_GAINLLR_NF7, 0x14 },
505 { STV090x_GAINLLR_NF8, 0x17 },
506 { STV090x_GAINLLR_NF9, 0x19 },
507 { STV090x_GAINLLR_NF10, 0x20 },
508 { STV090x_GAINLLR_NF11, 0x21 },
509 { STV090x_GAINLLR_NF12, 0x0D },
510 { STV090x_GAINLLR_NF13, 0x0F },
511 { STV090x_GAINLLR_NF14, 0x13 },
512 { STV090x_GAINLLR_NF15, 0x1A },
513 { STV090x_GAINLLR_NF16, 0x1F },
514 { STV090x_GAINLLR_NF17, 0x21 },
515 { STV090x_RCCFGH, 0x20 },
516 { STV090x_P1_FECM, 0x01 }, /*disable the DSS mode */
517 { STV090x_P1_PRVIT, 0x2f } /*disable puncture rate 6/7*/
518 };
519
520 static struct stv090x_reg stv0900_cut20_val[] = {
521
522 { STV090x_P2_DMDCFG3, 0xe8 },
523 { STV090x_P2_DMDCFG4, 0x10 },
524 { STV090x_P2_CARFREQ, 0x38 },
525 { STV090x_P2_CARHDR, 0x20 },
526 { STV090x_P2_KREFTMG, 0x5a },
527 { STV090x_P2_SMAPCOEF7, 0x06 },
528 { STV090x_P2_SMAPCOEF6, 0x00 },
529 { STV090x_P2_SMAPCOEF5, 0x04 },
530 { STV090x_P2_NOSCFG, 0x0c },
531 { STV090x_P1_DMDCFG3, 0xe8 },
532 { STV090x_P1_DMDCFG4, 0x10 },
533 { STV090x_P1_CARFREQ, 0x38 },
534 { STV090x_P1_CARHDR, 0x20 },
535 { STV090x_P1_KREFTMG, 0x5a },
536 { STV090x_P1_SMAPCOEF7, 0x06 },
537 { STV090x_P1_SMAPCOEF6, 0x00 },
538 { STV090x_P1_SMAPCOEF5, 0x04 },
539 { STV090x_P1_NOSCFG, 0x0c },
540 { STV090x_GAINLLR_NF4, 0x21 },
541 { STV090x_GAINLLR_NF5, 0x21 },
542 { STV090x_GAINLLR_NF6, 0x20 },
543 { STV090x_GAINLLR_NF7, 0x1F },
544 { STV090x_GAINLLR_NF8, 0x1E },
545 { STV090x_GAINLLR_NF9, 0x1E },
546 { STV090x_GAINLLR_NF10, 0x1D },
547 { STV090x_GAINLLR_NF11, 0x1B },
548 { STV090x_GAINLLR_NF12, 0x20 },
549 { STV090x_GAINLLR_NF13, 0x20 },
550 { STV090x_GAINLLR_NF14, 0x20 },
551 { STV090x_GAINLLR_NF15, 0x20 },
552 { STV090x_GAINLLR_NF16, 0x20 },
553 { STV090x_GAINLLR_NF17, 0x21 },
554 };
555
556 static struct stv090x_reg stv0903_cut20_val[] = {
557 { STV090x_P1_DMDCFG3, 0xe8 },
558 { STV090x_P1_DMDCFG4, 0x10 },
559 { STV090x_P1_CARFREQ, 0x38 },
560 { STV090x_P1_CARHDR, 0x20 },
561 { STV090x_P1_KREFTMG, 0x5a },
562 { STV090x_P1_SMAPCOEF7, 0x06 },
563 { STV090x_P1_SMAPCOEF6, 0x00 },
564 { STV090x_P1_SMAPCOEF5, 0x04 },
565 { STV090x_P1_NOSCFG, 0x0c },
566 { STV090x_GAINLLR_NF4, 0x21 },
567 { STV090x_GAINLLR_NF5, 0x21 },
568 { STV090x_GAINLLR_NF6, 0x20 },
569 { STV090x_GAINLLR_NF7, 0x1F },
570 { STV090x_GAINLLR_NF8, 0x1E },
571 { STV090x_GAINLLR_NF9, 0x1E },
572 { STV090x_GAINLLR_NF10, 0x1D },
573 { STV090x_GAINLLR_NF11, 0x1B },
574 { STV090x_GAINLLR_NF12, 0x20 },
575 { STV090x_GAINLLR_NF13, 0x20 },
576 { STV090x_GAINLLR_NF14, 0x20 },
577 { STV090x_GAINLLR_NF15, 0x20 },
578 { STV090x_GAINLLR_NF16, 0x20 },
579 { STV090x_GAINLLR_NF17, 0x21 }
580 };
581
582 /* Cut 2.0 Long Frame Tracking CR loop */
583 static struct stv090x_long_frame_crloop stv090x_s2_crl_cut20[] = {
584 /* MODCOD 2MPon 2MPoff 5MPon 5MPoff 10MPon 10MPoff 20MPon 20MPoff 30MPon 30MPoff */
585 { STV090x_QPSK_12, 0x1f, 0x3f, 0x1e, 0x3f, 0x3d, 0x1f, 0x3d, 0x3e, 0x3d, 0x1e },
586 { STV090x_QPSK_35, 0x2f, 0x3f, 0x2e, 0x2f, 0x3d, 0x0f, 0x0e, 0x2e, 0x3d, 0x0e },
587 { STV090x_QPSK_23, 0x2f, 0x3f, 0x2e, 0x2f, 0x0e, 0x0f, 0x0e, 0x1e, 0x3d, 0x3d },
588 { STV090x_QPSK_34, 0x3f, 0x3f, 0x3e, 0x1f, 0x0e, 0x3e, 0x0e, 0x1e, 0x3d, 0x3d },
589 { STV090x_QPSK_45, 0x3f, 0x3f, 0x3e, 0x1f, 0x0e, 0x3e, 0x0e, 0x1e, 0x3d, 0x3d },
590 { STV090x_QPSK_56, 0x3f, 0x3f, 0x3e, 0x1f, 0x0e, 0x3e, 0x0e, 0x1e, 0x3d, 0x3d },
591 { STV090x_QPSK_89, 0x3f, 0x3f, 0x3e, 0x1f, 0x1e, 0x3e, 0x0e, 0x1e, 0x3d, 0x3d },
592 { STV090x_QPSK_910, 0x3f, 0x3f, 0x3e, 0x1f, 0x1e, 0x3e, 0x0e, 0x1e, 0x3d, 0x3d },
593 { STV090x_8PSK_35, 0x3c, 0x3e, 0x1c, 0x2e, 0x0c, 0x1e, 0x2b, 0x2d, 0x1b, 0x1d },
594 { STV090x_8PSK_23, 0x1d, 0x3e, 0x3c, 0x2e, 0x2c, 0x1e, 0x0c, 0x2d, 0x2b, 0x1d },
595 { STV090x_8PSK_34, 0x0e, 0x3e, 0x3d, 0x2e, 0x0d, 0x1e, 0x2c, 0x2d, 0x0c, 0x1d },
596 { STV090x_8PSK_56, 0x2e, 0x3e, 0x1e, 0x2e, 0x2d, 0x1e, 0x3c, 0x2d, 0x2c, 0x1d },
597 { STV090x_8PSK_89, 0x3e, 0x3e, 0x1e, 0x2e, 0x3d, 0x1e, 0x0d, 0x2d, 0x3c, 0x1d },
598 { STV090x_8PSK_910, 0x3e, 0x3e, 0x1e, 0x2e, 0x3d, 0x1e, 0x1d, 0x2d, 0x0d, 0x1d }
599 };
600
601 /* Cut 3.0 Long Frame Tracking CR loop */
602 static struct stv090x_long_frame_crloop stv090x_s2_crl_cut30[] = {
603 /* MODCOD 2MPon 2MPoff 5MPon 5MPoff 10MPon 10MPoff 20MPon 20MPoff 30MPon 30MPoff */
604 { STV090x_QPSK_12, 0x3c, 0x2c, 0x0c, 0x2c, 0x1b, 0x2c, 0x1b, 0x1c, 0x0b, 0x3b },
605 { STV090x_QPSK_35, 0x0d, 0x0d, 0x0c, 0x0d, 0x1b, 0x3c, 0x1b, 0x1c, 0x0b, 0x3b },
606 { STV090x_QPSK_23, 0x1d, 0x0d, 0x0c, 0x1d, 0x2b, 0x3c, 0x1b, 0x1c, 0x0b, 0x3b },
607 { STV090x_QPSK_34, 0x1d, 0x1d, 0x0c, 0x1d, 0x2b, 0x3c, 0x1b, 0x1c, 0x0b, 0x3b },
608 { STV090x_QPSK_45, 0x2d, 0x1d, 0x1c, 0x1d, 0x2b, 0x3c, 0x2b, 0x0c, 0x1b, 0x3b },
609 { STV090x_QPSK_56, 0x2d, 0x1d, 0x1c, 0x1d, 0x2b, 0x3c, 0x2b, 0x0c, 0x1b, 0x3b },
610 { STV090x_QPSK_89, 0x3d, 0x2d, 0x1c, 0x1d, 0x3b, 0x3c, 0x2b, 0x0c, 0x1b, 0x3b },
611 { STV090x_QPSK_910, 0x3d, 0x2d, 0x1c, 0x1d, 0x3b, 0x3c, 0x2b, 0x0c, 0x1b, 0x3b },
612 { STV090x_8PSK_35, 0x39, 0x29, 0x39, 0x19, 0x19, 0x19, 0x19, 0x19, 0x09, 0x19 },
613 { STV090x_8PSK_23, 0x2a, 0x39, 0x1a, 0x0a, 0x39, 0x0a, 0x29, 0x39, 0x29, 0x0a },
614 { STV090x_8PSK_34, 0x2b, 0x3a, 0x1b, 0x1b, 0x3a, 0x1b, 0x1a, 0x0b, 0x1a, 0x3a },
615 { STV090x_8PSK_56, 0x0c, 0x1b, 0x3b, 0x3b, 0x1b, 0x3b, 0x3a, 0x3b, 0x3a, 0x1b },
616 { STV090x_8PSK_89, 0x0d, 0x3c, 0x2c, 0x2c, 0x2b, 0x0c, 0x0b, 0x3b, 0x0b, 0x1b },
617 { STV090x_8PSK_910, 0x0d, 0x0d, 0x2c, 0x3c, 0x3b, 0x1c, 0x0b, 0x3b, 0x0b, 0x1b }
618 };
619
620 /* Cut 2.0 Long Frame Tracking CR Loop */
621 static struct stv090x_long_frame_crloop stv090x_s2_apsk_crl_cut20[] = {
622 /* MODCOD 2MPon 2MPoff 5MPon 5MPoff 10MPon 10MPoff 20MPon 20MPoff 30MPon 30MPoff */
623 { STV090x_16APSK_23, 0x0c, 0x0c, 0x0c, 0x0c, 0x1d, 0x0c, 0x3c, 0x0c, 0x2c, 0x0c },
624 { STV090x_16APSK_34, 0x0c, 0x0c, 0x0c, 0x0c, 0x0e, 0x0c, 0x2d, 0x0c, 0x1d, 0x0c },
625 { STV090x_16APSK_45, 0x0c, 0x0c, 0x0c, 0x0c, 0x1e, 0x0c, 0x3d, 0x0c, 0x2d, 0x0c },
626 { STV090x_16APSK_56, 0x0c, 0x0c, 0x0c, 0x0c, 0x1e, 0x0c, 0x3d, 0x0c, 0x2d, 0x0c },
627 { STV090x_16APSK_89, 0x0c, 0x0c, 0x0c, 0x0c, 0x2e, 0x0c, 0x0e, 0x0c, 0x3d, 0x0c },
628 { STV090x_16APSK_910, 0x0c, 0x0c, 0x0c, 0x0c, 0x2e, 0x0c, 0x0e, 0x0c, 0x3d, 0x0c },
629 { STV090x_32APSK_34, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c },
630 { STV090x_32APSK_45, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c },
631 { STV090x_32APSK_56, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c },
632 { STV090x_32APSK_89, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c },
633 { STV090x_32APSK_910, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c, 0x0c }
634 };
635
636 /* Cut 3.0 Long Frame Tracking CR Loop */
637 static struct stv090x_long_frame_crloop stv090x_s2_apsk_crl_cut30[] = {
638 /* MODCOD 2MPon 2MPoff 5MPon 5MPoff 10MPon 10MPoff 20MPon 20MPoff 30MPon 30MPoff */
639 { STV090x_16APSK_23, 0x0a, 0x0a, 0x0a, 0x0a, 0x1a, 0x0a, 0x3a, 0x0a, 0x2a, 0x0a },
640 { STV090x_16APSK_34, 0x0a, 0x0a, 0x0a, 0x0a, 0x0b, 0x0a, 0x3b, 0x0a, 0x1b, 0x0a },
641 { STV090x_16APSK_45, 0x0a, 0x0a, 0x0a, 0x0a, 0x1b, 0x0a, 0x3b, 0x0a, 0x2b, 0x0a },
642 { STV090x_16APSK_56, 0x0a, 0x0a, 0x0a, 0x0a, 0x1b, 0x0a, 0x3b, 0x0a, 0x2b, 0x0a },
643 { STV090x_16APSK_89, 0x0a, 0x0a, 0x0a, 0x0a, 0x2b, 0x0a, 0x0c, 0x0a, 0x3b, 0x0a },
644 { STV090x_16APSK_910, 0x0a, 0x0a, 0x0a, 0x0a, 0x2b, 0x0a, 0x0c, 0x0a, 0x3b, 0x0a },
645 { STV090x_32APSK_34, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a },
646 { STV090x_32APSK_45, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a },
647 { STV090x_32APSK_56, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a },
648 { STV090x_32APSK_89, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a },
649 { STV090x_32APSK_910, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a, 0x0a }
650 };
651
652 static struct stv090x_long_frame_crloop stv090x_s2_lowqpsk_crl_cut20[] = {
653 /* MODCOD 2MPon 2MPoff 5MPon 5MPoff 10MPon 10MPoff 20MPon 20MPoff 30MPon 30MPoff */
654 { STV090x_QPSK_14, 0x0f, 0x3f, 0x0e, 0x3f, 0x2d, 0x2f, 0x2d, 0x1f, 0x3d, 0x3e },
655 { STV090x_QPSK_13, 0x0f, 0x3f, 0x0e, 0x3f, 0x2d, 0x2f, 0x3d, 0x0f, 0x3d, 0x2e },
656 { STV090x_QPSK_25, 0x1f, 0x3f, 0x1e, 0x3f, 0x3d, 0x1f, 0x3d, 0x3e, 0x3d, 0x2e }
657 };
658
659 static struct stv090x_long_frame_crloop stv090x_s2_lowqpsk_crl_cut30[] = {
660 /* MODCOD 2MPon 2MPoff 5MPon 5MPoff 10MPon 10MPoff 20MPon 20MPoff 30MPon 30MPoff */
661 { STV090x_QPSK_14, 0x0c, 0x3c, 0x0b, 0x3c, 0x2a, 0x2c, 0x2a, 0x1c, 0x3a, 0x3b },
662 { STV090x_QPSK_13, 0x0c, 0x3c, 0x0b, 0x3c, 0x2a, 0x2c, 0x3a, 0x0c, 0x3a, 0x2b },
663 { STV090x_QPSK_25, 0x1c, 0x3c, 0x1b, 0x3c, 0x3a, 0x1c, 0x3a, 0x3b, 0x3a, 0x2b }
664 };
665
666 /* Cut 2.0 Short Frame Tracking CR Loop */
667 static struct stv090x_short_frame_crloop stv090x_s2_short_crl_cut20[] = {
668 /* MODCOD 2M 5M 10M 20M 30M */
669 { STV090x_QPSK, 0x2f, 0x2e, 0x0e, 0x0e, 0x3d },
670 { STV090x_8PSK, 0x3e, 0x0e, 0x2d, 0x0d, 0x3c },
671 { STV090x_16APSK, 0x1e, 0x1e, 0x1e, 0x3d, 0x2d },
672 { STV090x_32APSK, 0x1e, 0x1e, 0x1e, 0x3d, 0x2d }
673 };
674
675 /* Cut 3.0 Short Frame Tracking CR Loop */
676 static struct stv090x_short_frame_crloop stv090x_s2_short_crl_cut30[] = {
677 /* MODCOD 2M 5M 10M 20M 30M */
678 { STV090x_QPSK, 0x2C, 0x2B, 0x0B, 0x0B, 0x3A },
679 { STV090x_8PSK, 0x3B, 0x0B, 0x2A, 0x0A, 0x39 },
680 { STV090x_16APSK, 0x1B, 0x1B, 0x1B, 0x3A, 0x2A },
681 { STV090x_32APSK, 0x1B, 0x1B, 0x1B, 0x3A, 0x2A }
682 };
683
comp2(s32 __x,s32 __width)684 static inline s32 comp2(s32 __x, s32 __width)
685 {
686 if (__width == 32)
687 return __x;
688 else
689 return (__x >= (1 << (__width - 1))) ? (__x - (1 << __width)) : __x;
690 }
691
stv090x_read_reg(struct stv090x_state * state,unsigned int reg)692 static int stv090x_read_reg(struct stv090x_state *state, unsigned int reg)
693 {
694 const struct stv090x_config *config = state->config;
695 int ret;
696
697 u8 b0[] = { reg >> 8, reg & 0xff };
698 u8 buf;
699
700 struct i2c_msg msg[] = {
701 { .addr = config->address, .flags = 0, .buf = b0, .len = 2 },
702 { .addr = config->address, .flags = I2C_M_RD, .buf = &buf, .len = 1 }
703 };
704
705 ret = i2c_transfer(state->i2c, msg, 2);
706 if (ret != 2) {
707 if (ret != -ERESTARTSYS)
708 dprintk(FE_ERROR, 1,
709 "Read error, Reg=[0x%02x], Status=%d",
710 reg, ret);
711
712 return ret < 0 ? ret : -EREMOTEIO;
713 }
714 if (unlikely(*state->verbose >= FE_DEBUGREG))
715 dprintk(FE_ERROR, 1, "Reg=[0x%02x], data=%02x",
716 reg, buf);
717
718 return (unsigned int) buf;
719 }
720
stv090x_write_regs(struct stv090x_state * state,unsigned int reg,u8 * data,u32 count)721 static int stv090x_write_regs(struct stv090x_state *state, unsigned int reg, u8 *data, u32 count)
722 {
723 const struct stv090x_config *config = state->config;
724 int ret;
725 u8 buf[2 + count];
726 struct i2c_msg i2c_msg = { .addr = config->address, .flags = 0, .buf = buf, .len = 2 + count };
727
728 buf[0] = reg >> 8;
729 buf[1] = reg & 0xff;
730 memcpy(&buf[2], data, count);
731
732 if (unlikely(*state->verbose >= FE_DEBUGREG)) {
733 int i;
734
735 printk(KERN_DEBUG "%s [0x%04x]:", __func__, reg);
736 for (i = 0; i < count; i++)
737 printk(" %02x", data[i]);
738 printk("\n");
739 }
740
741 ret = i2c_transfer(state->i2c, &i2c_msg, 1);
742 if (ret != 1) {
743 if (ret != -ERESTARTSYS)
744 dprintk(FE_ERROR, 1, "Reg=[0x%04x], Data=[0x%02x ...], Count=%u, Status=%d",
745 reg, data[0], count, ret);
746 return ret < 0 ? ret : -EREMOTEIO;
747 }
748
749 return 0;
750 }
751
stv090x_write_reg(struct stv090x_state * state,unsigned int reg,u8 data)752 static int stv090x_write_reg(struct stv090x_state *state, unsigned int reg, u8 data)
753 {
754 return stv090x_write_regs(state, reg, &data, 1);
755 }
756
stv090x_i2c_gate_ctrl(struct stv090x_state * state,int enable)757 static int stv090x_i2c_gate_ctrl(struct stv090x_state *state, int enable)
758 {
759 u32 reg;
760
761 /*
762 * NOTE! A lock is used as a FSM to control the state in which
763 * access is serialized between two tuners on the same demod.
764 * This has nothing to do with a lock to protect a critical section
765 * which may in some other cases be confused with protecting I/O
766 * access to the demodulator gate.
767 * In case of any error, the lock is unlocked and exit within the
768 * relevant operations themselves.
769 */
770 if (enable) {
771 if (state->config->tuner_i2c_lock)
772 state->config->tuner_i2c_lock(&state->frontend, 1);
773 else
774 mutex_lock(&state->internal->tuner_lock);
775 }
776
777 reg = STV090x_READ_DEMOD(state, I2CRPT);
778 if (enable) {
779 dprintk(FE_DEBUG, 1, "Enable Gate");
780 STV090x_SETFIELD_Px(reg, I2CT_ON_FIELD, 1);
781 if (STV090x_WRITE_DEMOD(state, I2CRPT, reg) < 0)
782 goto err;
783
784 } else {
785 dprintk(FE_DEBUG, 1, "Disable Gate");
786 STV090x_SETFIELD_Px(reg, I2CT_ON_FIELD, 0);
787 if ((STV090x_WRITE_DEMOD(state, I2CRPT, reg)) < 0)
788 goto err;
789 }
790
791 if (!enable) {
792 if (state->config->tuner_i2c_lock)
793 state->config->tuner_i2c_lock(&state->frontend, 0);
794 else
795 mutex_unlock(&state->internal->tuner_lock);
796 }
797
798 return 0;
799 err:
800 dprintk(FE_ERROR, 1, "I/O error");
801 if (state->config->tuner_i2c_lock)
802 state->config->tuner_i2c_lock(&state->frontend, 0);
803 else
804 mutex_unlock(&state->internal->tuner_lock);
805 return -1;
806 }
807
stv090x_get_lock_tmg(struct stv090x_state * state)808 static void stv090x_get_lock_tmg(struct stv090x_state *state)
809 {
810 switch (state->algo) {
811 case STV090x_BLIND_SEARCH:
812 dprintk(FE_DEBUG, 1, "Blind Search");
813 if (state->srate <= 1500000) { /*10Msps< SR <=15Msps*/
814 state->DemodTimeout = 1500;
815 state->FecTimeout = 400;
816 } else if (state->srate <= 5000000) { /*10Msps< SR <=15Msps*/
817 state->DemodTimeout = 1000;
818 state->FecTimeout = 300;
819 } else { /*SR >20Msps*/
820 state->DemodTimeout = 700;
821 state->FecTimeout = 100;
822 }
823 break;
824
825 case STV090x_COLD_SEARCH:
826 case STV090x_WARM_SEARCH:
827 default:
828 dprintk(FE_DEBUG, 1, "Normal Search");
829 if (state->srate <= 1000000) { /*SR <=1Msps*/
830 state->DemodTimeout = 4500;
831 state->FecTimeout = 1700;
832 } else if (state->srate <= 2000000) { /*1Msps < SR <= 2Msps */
833 state->DemodTimeout = 2500;
834 state->FecTimeout = 1100;
835 } else if (state->srate <= 5000000) { /*2Msps < SR <= 5Msps */
836 state->DemodTimeout = 1000;
837 state->FecTimeout = 550;
838 } else if (state->srate <= 10000000) { /*5Msps < SR <= 10Msps */
839 state->DemodTimeout = 700;
840 state->FecTimeout = 250;
841 } else if (state->srate <= 20000000) { /*10Msps < SR <= 20Msps */
842 state->DemodTimeout = 400;
843 state->FecTimeout = 130;
844 } else { /*SR >20Msps*/
845 state->DemodTimeout = 300;
846 state->FecTimeout = 100;
847 }
848 break;
849 }
850
851 if (state->algo == STV090x_WARM_SEARCH)
852 state->DemodTimeout /= 2;
853 }
854
stv090x_set_srate(struct stv090x_state * state,u32 srate)855 static int stv090x_set_srate(struct stv090x_state *state, u32 srate)
856 {
857 u32 sym;
858
859 if (srate > 60000000) {
860 sym = (srate << 4); /* SR * 2^16 / master_clk */
861 sym /= (state->internal->mclk >> 12);
862 } else if (srate > 6000000) {
863 sym = (srate << 6);
864 sym /= (state->internal->mclk >> 10);
865 } else {
866 sym = (srate << 9);
867 sym /= (state->internal->mclk >> 7);
868 }
869
870 if (STV090x_WRITE_DEMOD(state, SFRINIT1, (sym >> 8) & 0x7f) < 0) /* MSB */
871 goto err;
872 if (STV090x_WRITE_DEMOD(state, SFRINIT0, (sym & 0xff)) < 0) /* LSB */
873 goto err;
874
875 return 0;
876 err:
877 dprintk(FE_ERROR, 1, "I/O error");
878 return -1;
879 }
880
stv090x_set_max_srate(struct stv090x_state * state,u32 clk,u32 srate)881 static int stv090x_set_max_srate(struct stv090x_state *state, u32 clk, u32 srate)
882 {
883 u32 sym;
884
885 srate = 105 * (srate / 100);
886 if (srate > 60000000) {
887 sym = (srate << 4); /* SR * 2^16 / master_clk */
888 sym /= (state->internal->mclk >> 12);
889 } else if (srate > 6000000) {
890 sym = (srate << 6);
891 sym /= (state->internal->mclk >> 10);
892 } else {
893 sym = (srate << 9);
894 sym /= (state->internal->mclk >> 7);
895 }
896
897 if (sym < 0x7fff) {
898 if (STV090x_WRITE_DEMOD(state, SFRUP1, (sym >> 8) & 0x7f) < 0) /* MSB */
899 goto err;
900 if (STV090x_WRITE_DEMOD(state, SFRUP0, sym & 0xff) < 0) /* LSB */
901 goto err;
902 } else {
903 if (STV090x_WRITE_DEMOD(state, SFRUP1, 0x7f) < 0) /* MSB */
904 goto err;
905 if (STV090x_WRITE_DEMOD(state, SFRUP0, 0xff) < 0) /* LSB */
906 goto err;
907 }
908
909 return 0;
910 err:
911 dprintk(FE_ERROR, 1, "I/O error");
912 return -1;
913 }
914
stv090x_set_min_srate(struct stv090x_state * state,u32 clk,u32 srate)915 static int stv090x_set_min_srate(struct stv090x_state *state, u32 clk, u32 srate)
916 {
917 u32 sym;
918
919 srate = 95 * (srate / 100);
920 if (srate > 60000000) {
921 sym = (srate << 4); /* SR * 2^16 / master_clk */
922 sym /= (state->internal->mclk >> 12);
923 } else if (srate > 6000000) {
924 sym = (srate << 6);
925 sym /= (state->internal->mclk >> 10);
926 } else {
927 sym = (srate << 9);
928 sym /= (state->internal->mclk >> 7);
929 }
930
931 if (STV090x_WRITE_DEMOD(state, SFRLOW1, ((sym >> 8) & 0x7f)) < 0) /* MSB */
932 goto err;
933 if (STV090x_WRITE_DEMOD(state, SFRLOW0, (sym & 0xff)) < 0) /* LSB */
934 goto err;
935 return 0;
936 err:
937 dprintk(FE_ERROR, 1, "I/O error");
938 return -1;
939 }
940
stv090x_car_width(u32 srate,enum stv090x_rolloff rolloff)941 static u32 stv090x_car_width(u32 srate, enum stv090x_rolloff rolloff)
942 {
943 u32 ro;
944
945 switch (rolloff) {
946 case STV090x_RO_20:
947 ro = 20;
948 break;
949 case STV090x_RO_25:
950 ro = 25;
951 break;
952 case STV090x_RO_35:
953 default:
954 ro = 35;
955 break;
956 }
957
958 return srate + (srate * ro) / 100;
959 }
960
stv090x_set_vit_thacq(struct stv090x_state * state)961 static int stv090x_set_vit_thacq(struct stv090x_state *state)
962 {
963 if (STV090x_WRITE_DEMOD(state, VTH12, 0x96) < 0)
964 goto err;
965 if (STV090x_WRITE_DEMOD(state, VTH23, 0x64) < 0)
966 goto err;
967 if (STV090x_WRITE_DEMOD(state, VTH34, 0x36) < 0)
968 goto err;
969 if (STV090x_WRITE_DEMOD(state, VTH56, 0x23) < 0)
970 goto err;
971 if (STV090x_WRITE_DEMOD(state, VTH67, 0x1e) < 0)
972 goto err;
973 if (STV090x_WRITE_DEMOD(state, VTH78, 0x19) < 0)
974 goto err;
975 return 0;
976 err:
977 dprintk(FE_ERROR, 1, "I/O error");
978 return -1;
979 }
980
stv090x_set_vit_thtracq(struct stv090x_state * state)981 static int stv090x_set_vit_thtracq(struct stv090x_state *state)
982 {
983 if (STV090x_WRITE_DEMOD(state, VTH12, 0xd0) < 0)
984 goto err;
985 if (STV090x_WRITE_DEMOD(state, VTH23, 0x7d) < 0)
986 goto err;
987 if (STV090x_WRITE_DEMOD(state, VTH34, 0x53) < 0)
988 goto err;
989 if (STV090x_WRITE_DEMOD(state, VTH56, 0x2f) < 0)
990 goto err;
991 if (STV090x_WRITE_DEMOD(state, VTH67, 0x24) < 0)
992 goto err;
993 if (STV090x_WRITE_DEMOD(state, VTH78, 0x1f) < 0)
994 goto err;
995 return 0;
996 err:
997 dprintk(FE_ERROR, 1, "I/O error");
998 return -1;
999 }
1000
stv090x_set_viterbi(struct stv090x_state * state)1001 static int stv090x_set_viterbi(struct stv090x_state *state)
1002 {
1003 switch (state->search_mode) {
1004 case STV090x_SEARCH_AUTO:
1005 if (STV090x_WRITE_DEMOD(state, FECM, 0x10) < 0) /* DVB-S and DVB-S2 */
1006 goto err;
1007 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x3f) < 0) /* all puncture rate */
1008 goto err;
1009 break;
1010 case STV090x_SEARCH_DVBS1:
1011 if (STV090x_WRITE_DEMOD(state, FECM, 0x00) < 0) /* disable DSS */
1012 goto err;
1013 switch (state->fec) {
1014 case STV090x_PR12:
1015 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x01) < 0)
1016 goto err;
1017 break;
1018
1019 case STV090x_PR23:
1020 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x02) < 0)
1021 goto err;
1022 break;
1023
1024 case STV090x_PR34:
1025 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x04) < 0)
1026 goto err;
1027 break;
1028
1029 case STV090x_PR56:
1030 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x08) < 0)
1031 goto err;
1032 break;
1033
1034 case STV090x_PR78:
1035 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x20) < 0)
1036 goto err;
1037 break;
1038
1039 default:
1040 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x2f) < 0) /* all */
1041 goto err;
1042 break;
1043 }
1044 break;
1045 case STV090x_SEARCH_DSS:
1046 if (STV090x_WRITE_DEMOD(state, FECM, 0x80) < 0)
1047 goto err;
1048 switch (state->fec) {
1049 case STV090x_PR12:
1050 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x01) < 0)
1051 goto err;
1052 break;
1053
1054 case STV090x_PR23:
1055 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x02) < 0)
1056 goto err;
1057 break;
1058
1059 case STV090x_PR67:
1060 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x10) < 0)
1061 goto err;
1062 break;
1063
1064 default:
1065 if (STV090x_WRITE_DEMOD(state, PRVIT, 0x13) < 0) /* 1/2, 2/3, 6/7 */
1066 goto err;
1067 break;
1068 }
1069 break;
1070 default:
1071 break;
1072 }
1073 return 0;
1074 err:
1075 dprintk(FE_ERROR, 1, "I/O error");
1076 return -1;
1077 }
1078
stv090x_stop_modcod(struct stv090x_state * state)1079 static int stv090x_stop_modcod(struct stv090x_state *state)
1080 {
1081 if (STV090x_WRITE_DEMOD(state, MODCODLST0, 0xff) < 0)
1082 goto err;
1083 if (STV090x_WRITE_DEMOD(state, MODCODLST1, 0xff) < 0)
1084 goto err;
1085 if (STV090x_WRITE_DEMOD(state, MODCODLST2, 0xff) < 0)
1086 goto err;
1087 if (STV090x_WRITE_DEMOD(state, MODCODLST3, 0xff) < 0)
1088 goto err;
1089 if (STV090x_WRITE_DEMOD(state, MODCODLST4, 0xff) < 0)
1090 goto err;
1091 if (STV090x_WRITE_DEMOD(state, MODCODLST5, 0xff) < 0)
1092 goto err;
1093 if (STV090x_WRITE_DEMOD(state, MODCODLST6, 0xff) < 0)
1094 goto err;
1095 if (STV090x_WRITE_DEMOD(state, MODCODLST7, 0xff) < 0)
1096 goto err;
1097 if (STV090x_WRITE_DEMOD(state, MODCODLST8, 0xff) < 0)
1098 goto err;
1099 if (STV090x_WRITE_DEMOD(state, MODCODLST9, 0xff) < 0)
1100 goto err;
1101 if (STV090x_WRITE_DEMOD(state, MODCODLSTA, 0xff) < 0)
1102 goto err;
1103 if (STV090x_WRITE_DEMOD(state, MODCODLSTB, 0xff) < 0)
1104 goto err;
1105 if (STV090x_WRITE_DEMOD(state, MODCODLSTC, 0xff) < 0)
1106 goto err;
1107 if (STV090x_WRITE_DEMOD(state, MODCODLSTD, 0xff) < 0)
1108 goto err;
1109 if (STV090x_WRITE_DEMOD(state, MODCODLSTE, 0xff) < 0)
1110 goto err;
1111 if (STV090x_WRITE_DEMOD(state, MODCODLSTF, 0xff) < 0)
1112 goto err;
1113 return 0;
1114 err:
1115 dprintk(FE_ERROR, 1, "I/O error");
1116 return -1;
1117 }
1118
stv090x_activate_modcod(struct stv090x_state * state)1119 static int stv090x_activate_modcod(struct stv090x_state *state)
1120 {
1121 if (STV090x_WRITE_DEMOD(state, MODCODLST0, 0xff) < 0)
1122 goto err;
1123 if (STV090x_WRITE_DEMOD(state, MODCODLST1, 0xfc) < 0)
1124 goto err;
1125 if (STV090x_WRITE_DEMOD(state, MODCODLST2, 0xcc) < 0)
1126 goto err;
1127 if (STV090x_WRITE_DEMOD(state, MODCODLST3, 0xcc) < 0)
1128 goto err;
1129 if (STV090x_WRITE_DEMOD(state, MODCODLST4, 0xcc) < 0)
1130 goto err;
1131 if (STV090x_WRITE_DEMOD(state, MODCODLST5, 0xcc) < 0)
1132 goto err;
1133 if (STV090x_WRITE_DEMOD(state, MODCODLST6, 0xcc) < 0)
1134 goto err;
1135 if (STV090x_WRITE_DEMOD(state, MODCODLST7, 0xcc) < 0)
1136 goto err;
1137 if (STV090x_WRITE_DEMOD(state, MODCODLST8, 0xcc) < 0)
1138 goto err;
1139 if (STV090x_WRITE_DEMOD(state, MODCODLST9, 0xcc) < 0)
1140 goto err;
1141 if (STV090x_WRITE_DEMOD(state, MODCODLSTA, 0xcc) < 0)
1142 goto err;
1143 if (STV090x_WRITE_DEMOD(state, MODCODLSTB, 0xcc) < 0)
1144 goto err;
1145 if (STV090x_WRITE_DEMOD(state, MODCODLSTC, 0xcc) < 0)
1146 goto err;
1147 if (STV090x_WRITE_DEMOD(state, MODCODLSTD, 0xcc) < 0)
1148 goto err;
1149 if (STV090x_WRITE_DEMOD(state, MODCODLSTE, 0xcc) < 0)
1150 goto err;
1151 if (STV090x_WRITE_DEMOD(state, MODCODLSTF, 0xcf) < 0)
1152 goto err;
1153
1154 return 0;
1155 err:
1156 dprintk(FE_ERROR, 1, "I/O error");
1157 return -1;
1158 }
1159
stv090x_activate_modcod_single(struct stv090x_state * state)1160 static int stv090x_activate_modcod_single(struct stv090x_state *state)
1161 {
1162
1163 if (STV090x_WRITE_DEMOD(state, MODCODLST0, 0xff) < 0)
1164 goto err;
1165 if (STV090x_WRITE_DEMOD(state, MODCODLST1, 0xf0) < 0)
1166 goto err;
1167 if (STV090x_WRITE_DEMOD(state, MODCODLST2, 0x00) < 0)
1168 goto err;
1169 if (STV090x_WRITE_DEMOD(state, MODCODLST3, 0x00) < 0)
1170 goto err;
1171 if (STV090x_WRITE_DEMOD(state, MODCODLST4, 0x00) < 0)
1172 goto err;
1173 if (STV090x_WRITE_DEMOD(state, MODCODLST5, 0x00) < 0)
1174 goto err;
1175 if (STV090x_WRITE_DEMOD(state, MODCODLST6, 0x00) < 0)
1176 goto err;
1177 if (STV090x_WRITE_DEMOD(state, MODCODLST7, 0x00) < 0)
1178 goto err;
1179 if (STV090x_WRITE_DEMOD(state, MODCODLST8, 0x00) < 0)
1180 goto err;
1181 if (STV090x_WRITE_DEMOD(state, MODCODLST9, 0x00) < 0)
1182 goto err;
1183 if (STV090x_WRITE_DEMOD(state, MODCODLSTA, 0x00) < 0)
1184 goto err;
1185 if (STV090x_WRITE_DEMOD(state, MODCODLSTB, 0x00) < 0)
1186 goto err;
1187 if (STV090x_WRITE_DEMOD(state, MODCODLSTC, 0x00) < 0)
1188 goto err;
1189 if (STV090x_WRITE_DEMOD(state, MODCODLSTD, 0x00) < 0)
1190 goto err;
1191 if (STV090x_WRITE_DEMOD(state, MODCODLSTE, 0x00) < 0)
1192 goto err;
1193 if (STV090x_WRITE_DEMOD(state, MODCODLSTF, 0x0f) < 0)
1194 goto err;
1195
1196 return 0;
1197
1198 err:
1199 dprintk(FE_ERROR, 1, "I/O error");
1200 return -1;
1201 }
1202
stv090x_vitclk_ctl(struct stv090x_state * state,int enable)1203 static int stv090x_vitclk_ctl(struct stv090x_state *state, int enable)
1204 {
1205 u32 reg;
1206
1207 switch (state->demod) {
1208 case STV090x_DEMODULATOR_0:
1209 mutex_lock(&state->internal->demod_lock);
1210 reg = stv090x_read_reg(state, STV090x_STOPCLK2);
1211 STV090x_SETFIELD(reg, STOP_CLKVIT1_FIELD, enable);
1212 if (stv090x_write_reg(state, STV090x_STOPCLK2, reg) < 0)
1213 goto err;
1214 mutex_unlock(&state->internal->demod_lock);
1215 break;
1216
1217 case STV090x_DEMODULATOR_1:
1218 mutex_lock(&state->internal->demod_lock);
1219 reg = stv090x_read_reg(state, STV090x_STOPCLK2);
1220 STV090x_SETFIELD(reg, STOP_CLKVIT2_FIELD, enable);
1221 if (stv090x_write_reg(state, STV090x_STOPCLK2, reg) < 0)
1222 goto err;
1223 mutex_unlock(&state->internal->demod_lock);
1224 break;
1225
1226 default:
1227 dprintk(FE_ERROR, 1, "Wrong demodulator!");
1228 break;
1229 }
1230 return 0;
1231 err:
1232 mutex_unlock(&state->internal->demod_lock);
1233 dprintk(FE_ERROR, 1, "I/O error");
1234 return -1;
1235 }
1236
stv090x_dvbs_track_crl(struct stv090x_state * state)1237 static int stv090x_dvbs_track_crl(struct stv090x_state *state)
1238 {
1239 if (state->internal->dev_ver >= 0x30) {
1240 /* Set ACLC BCLC optimised value vs SR */
1241 if (state->srate >= 15000000) {
1242 if (STV090x_WRITE_DEMOD(state, ACLC, 0x2b) < 0)
1243 goto err;
1244 if (STV090x_WRITE_DEMOD(state, BCLC, 0x1a) < 0)
1245 goto err;
1246 } else if ((state->srate >= 7000000) && (15000000 > state->srate)) {
1247 if (STV090x_WRITE_DEMOD(state, ACLC, 0x0c) < 0)
1248 goto err;
1249 if (STV090x_WRITE_DEMOD(state, BCLC, 0x1b) < 0)
1250 goto err;
1251 } else if (state->srate < 7000000) {
1252 if (STV090x_WRITE_DEMOD(state, ACLC, 0x2c) < 0)
1253 goto err;
1254 if (STV090x_WRITE_DEMOD(state, BCLC, 0x1c) < 0)
1255 goto err;
1256 }
1257
1258 } else {
1259 /* Cut 2.0 */
1260 if (STV090x_WRITE_DEMOD(state, ACLC, 0x1a) < 0)
1261 goto err;
1262 if (STV090x_WRITE_DEMOD(state, BCLC, 0x09) < 0)
1263 goto err;
1264 }
1265 return 0;
1266 err:
1267 dprintk(FE_ERROR, 1, "I/O error");
1268 return -1;
1269 }
1270
stv090x_delivery_search(struct stv090x_state * state)1271 static int stv090x_delivery_search(struct stv090x_state *state)
1272 {
1273 u32 reg;
1274
1275 switch (state->search_mode) {
1276 case STV090x_SEARCH_DVBS1:
1277 case STV090x_SEARCH_DSS:
1278 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1279 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 1);
1280 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 0);
1281 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1282 goto err;
1283
1284 /* Activate Viterbi decoder in legacy search,
1285 * do not use FRESVIT1, might impact VITERBI2
1286 */
1287 if (stv090x_vitclk_ctl(state, 0) < 0)
1288 goto err;
1289
1290 if (stv090x_dvbs_track_crl(state) < 0)
1291 goto err;
1292
1293 if (STV090x_WRITE_DEMOD(state, CAR2CFG, 0x22) < 0) /* disable DVB-S2 */
1294 goto err;
1295
1296 if (stv090x_set_vit_thacq(state) < 0)
1297 goto err;
1298 if (stv090x_set_viterbi(state) < 0)
1299 goto err;
1300 break;
1301
1302 case STV090x_SEARCH_DVBS2:
1303 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1304 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 0);
1305 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 0);
1306 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1307 goto err;
1308 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 1);
1309 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 1);
1310 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1311 goto err;
1312
1313 if (stv090x_vitclk_ctl(state, 1) < 0)
1314 goto err;
1315
1316 if (STV090x_WRITE_DEMOD(state, ACLC, 0x1a) < 0) /* stop DVB-S CR loop */
1317 goto err;
1318 if (STV090x_WRITE_DEMOD(state, BCLC, 0x09) < 0)
1319 goto err;
1320
1321 if (state->internal->dev_ver <= 0x20) {
1322 /* enable S2 carrier loop */
1323 if (STV090x_WRITE_DEMOD(state, CAR2CFG, 0x26) < 0)
1324 goto err;
1325 } else {
1326 /* > Cut 3: Stop carrier 3 */
1327 if (STV090x_WRITE_DEMOD(state, CAR2CFG, 0x66) < 0)
1328 goto err;
1329 }
1330
1331 if (state->demod_mode != STV090x_SINGLE) {
1332 /* Cut 2: enable link during search */
1333 if (stv090x_activate_modcod(state) < 0)
1334 goto err;
1335 } else {
1336 /* Single demodulator
1337 * Authorize SHORT and LONG frames,
1338 * QPSK, 8PSK, 16APSK and 32APSK
1339 */
1340 if (stv090x_activate_modcod_single(state) < 0)
1341 goto err;
1342 }
1343
1344 if (stv090x_set_vit_thtracq(state) < 0)
1345 goto err;
1346 break;
1347
1348 case STV090x_SEARCH_AUTO:
1349 default:
1350 /* enable DVB-S2 and DVB-S2 in Auto MODE */
1351 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1352 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 0);
1353 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 0);
1354 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1355 goto err;
1356 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 1);
1357 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 1);
1358 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1359 goto err;
1360
1361 if (stv090x_vitclk_ctl(state, 0) < 0)
1362 goto err;
1363
1364 if (stv090x_dvbs_track_crl(state) < 0)
1365 goto err;
1366
1367 if (state->internal->dev_ver <= 0x20) {
1368 /* enable S2 carrier loop */
1369 if (STV090x_WRITE_DEMOD(state, CAR2CFG, 0x26) < 0)
1370 goto err;
1371 } else {
1372 /* > Cut 3: Stop carrier 3 */
1373 if (STV090x_WRITE_DEMOD(state, CAR2CFG, 0x66) < 0)
1374 goto err;
1375 }
1376
1377 if (state->demod_mode != STV090x_SINGLE) {
1378 /* Cut 2: enable link during search */
1379 if (stv090x_activate_modcod(state) < 0)
1380 goto err;
1381 } else {
1382 /* Single demodulator
1383 * Authorize SHORT and LONG frames,
1384 * QPSK, 8PSK, 16APSK and 32APSK
1385 */
1386 if (stv090x_activate_modcod_single(state) < 0)
1387 goto err;
1388 }
1389
1390 if (stv090x_set_vit_thacq(state) < 0)
1391 goto err;
1392
1393 if (stv090x_set_viterbi(state) < 0)
1394 goto err;
1395 break;
1396 }
1397 return 0;
1398 err:
1399 dprintk(FE_ERROR, 1, "I/O error");
1400 return -1;
1401 }
1402
stv090x_start_search(struct stv090x_state * state)1403 static int stv090x_start_search(struct stv090x_state *state)
1404 {
1405 u32 reg, freq_abs;
1406 s16 freq;
1407
1408 /* Reset demodulator */
1409 reg = STV090x_READ_DEMOD(state, DMDISTATE);
1410 STV090x_SETFIELD_Px(reg, I2C_DEMOD_MODE_FIELD, 0x1f);
1411 if (STV090x_WRITE_DEMOD(state, DMDISTATE, reg) < 0)
1412 goto err;
1413
1414 if (state->internal->dev_ver <= 0x20) {
1415 if (state->srate <= 5000000) {
1416 if (STV090x_WRITE_DEMOD(state, CARCFG, 0x44) < 0)
1417 goto err;
1418 if (STV090x_WRITE_DEMOD(state, CFRUP1, 0x0f) < 0)
1419 goto err;
1420 if (STV090x_WRITE_DEMOD(state, CFRUP0, 0xff) < 0)
1421 goto err;
1422 if (STV090x_WRITE_DEMOD(state, CFRLOW1, 0xf0) < 0)
1423 goto err;
1424 if (STV090x_WRITE_DEMOD(state, CFRLOW0, 0x00) < 0)
1425 goto err;
1426
1427 /*enlarge the timing bandwidth for Low SR*/
1428 if (STV090x_WRITE_DEMOD(state, RTCS2, 0x68) < 0)
1429 goto err;
1430 } else {
1431 /* If the symbol rate is >5 Msps
1432 Set The carrier search up and low to auto mode */
1433 if (STV090x_WRITE_DEMOD(state, CARCFG, 0xc4) < 0)
1434 goto err;
1435 /*reduce the timing bandwidth for high SR*/
1436 if (STV090x_WRITE_DEMOD(state, RTCS2, 0x44) < 0)
1437 goto err;
1438 }
1439 } else {
1440 /* >= Cut 3 */
1441 if (state->srate <= 5000000) {
1442 /* enlarge the timing bandwidth for Low SR */
1443 STV090x_WRITE_DEMOD(state, RTCS2, 0x68);
1444 } else {
1445 /* reduce timing bandwidth for high SR */
1446 STV090x_WRITE_DEMOD(state, RTCS2, 0x44);
1447 }
1448
1449 /* Set CFR min and max to manual mode */
1450 STV090x_WRITE_DEMOD(state, CARCFG, 0x46);
1451
1452 if (state->algo == STV090x_WARM_SEARCH) {
1453 /* WARM Start
1454 * CFR min = -1MHz,
1455 * CFR max = +1MHz
1456 */
1457 freq_abs = 1000 << 16;
1458 freq_abs /= (state->internal->mclk / 1000);
1459 freq = (s16) freq_abs;
1460 } else {
1461 /* COLD Start
1462 * CFR min =- (SearchRange / 2 + 600KHz)
1463 * CFR max = +(SearchRange / 2 + 600KHz)
1464 * (600KHz for the tuner step size)
1465 */
1466 freq_abs = (state->search_range / 2000) + 600;
1467 freq_abs = freq_abs << 16;
1468 freq_abs /= (state->internal->mclk / 1000);
1469 freq = (s16) freq_abs;
1470 }
1471
1472 if (STV090x_WRITE_DEMOD(state, CFRUP1, MSB(freq)) < 0)
1473 goto err;
1474 if (STV090x_WRITE_DEMOD(state, CFRUP0, LSB(freq)) < 0)
1475 goto err;
1476
1477 freq *= -1;
1478
1479 if (STV090x_WRITE_DEMOD(state, CFRLOW1, MSB(freq)) < 0)
1480 goto err;
1481 if (STV090x_WRITE_DEMOD(state, CFRLOW0, LSB(freq)) < 0)
1482 goto err;
1483
1484 }
1485
1486 if (STV090x_WRITE_DEMOD(state, CFRINIT1, 0) < 0)
1487 goto err;
1488 if (STV090x_WRITE_DEMOD(state, CFRINIT0, 0) < 0)
1489 goto err;
1490
1491 if (state->internal->dev_ver >= 0x20) {
1492 if (STV090x_WRITE_DEMOD(state, EQUALCFG, 0x41) < 0)
1493 goto err;
1494 if (STV090x_WRITE_DEMOD(state, FFECFG, 0x41) < 0)
1495 goto err;
1496
1497 if ((state->search_mode == STV090x_SEARCH_DVBS1) ||
1498 (state->search_mode == STV090x_SEARCH_DSS) ||
1499 (state->search_mode == STV090x_SEARCH_AUTO)) {
1500
1501 if (STV090x_WRITE_DEMOD(state, VITSCALE, 0x82) < 0)
1502 goto err;
1503 if (STV090x_WRITE_DEMOD(state, VAVSRVIT, 0x00) < 0)
1504 goto err;
1505 }
1506 }
1507
1508 if (STV090x_WRITE_DEMOD(state, SFRSTEP, 0x00) < 0)
1509 goto err;
1510 if (STV090x_WRITE_DEMOD(state, TMGTHRISE, 0xe0) < 0)
1511 goto err;
1512 if (STV090x_WRITE_DEMOD(state, TMGTHFALL, 0xc0) < 0)
1513 goto err;
1514
1515 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1516 STV090x_SETFIELD_Px(reg, SCAN_ENABLE_FIELD, 0);
1517 STV090x_SETFIELD_Px(reg, CFR_AUTOSCAN_FIELD, 0);
1518 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1519 goto err;
1520 reg = STV090x_READ_DEMOD(state, DMDCFG2);
1521 STV090x_SETFIELD_Px(reg, S1S2_SEQUENTIAL_FIELD, 0x0);
1522 if (STV090x_WRITE_DEMOD(state, DMDCFG2, reg) < 0)
1523 goto err;
1524
1525 if (STV090x_WRITE_DEMOD(state, RTC, 0x88) < 0)
1526 goto err;
1527
1528 if (state->internal->dev_ver >= 0x20) {
1529 /*Frequency offset detector setting*/
1530 if (state->srate < 2000000) {
1531 if (state->internal->dev_ver <= 0x20) {
1532 /* Cut 2 */
1533 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x39) < 0)
1534 goto err;
1535 } else {
1536 /* Cut 3 */
1537 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x89) < 0)
1538 goto err;
1539 }
1540 if (STV090x_WRITE_DEMOD(state, CARHDR, 0x40) < 0)
1541 goto err;
1542 } else if (state->srate < 10000000) {
1543 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x4c) < 0)
1544 goto err;
1545 if (STV090x_WRITE_DEMOD(state, CARHDR, 0x20) < 0)
1546 goto err;
1547 } else {
1548 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x4b) < 0)
1549 goto err;
1550 if (STV090x_WRITE_DEMOD(state, CARHDR, 0x20) < 0)
1551 goto err;
1552 }
1553 } else {
1554 if (state->srate < 10000000) {
1555 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0xef) < 0)
1556 goto err;
1557 } else {
1558 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0xed) < 0)
1559 goto err;
1560 }
1561 }
1562
1563 switch (state->algo) {
1564 case STV090x_WARM_SEARCH:
1565 /* The symbol rate and the exact
1566 * carrier Frequency are known
1567 */
1568 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0)
1569 goto err;
1570 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x18) < 0)
1571 goto err;
1572 break;
1573
1574 case STV090x_COLD_SEARCH:
1575 /* The symbol rate is known */
1576 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0)
1577 goto err;
1578 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x15) < 0)
1579 goto err;
1580 break;
1581
1582 default:
1583 break;
1584 }
1585 return 0;
1586 err:
1587 dprintk(FE_ERROR, 1, "I/O error");
1588 return -1;
1589 }
1590
stv090x_get_agc2_min_level(struct stv090x_state * state)1591 static int stv090x_get_agc2_min_level(struct stv090x_state *state)
1592 {
1593 u32 agc2_min = 0xffff, agc2 = 0, freq_init, freq_step, reg;
1594 s32 i, j, steps, dir;
1595
1596 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x38) < 0)
1597 goto err;
1598 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1599 STV090x_SETFIELD_Px(reg, SCAN_ENABLE_FIELD, 0);
1600 STV090x_SETFIELD_Px(reg, CFR_AUTOSCAN_FIELD, 0);
1601 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1602 goto err;
1603
1604 if (STV090x_WRITE_DEMOD(state, SFRUP1, 0x83) < 0) /* SR = 65 Msps Max */
1605 goto err;
1606 if (STV090x_WRITE_DEMOD(state, SFRUP0, 0xc0) < 0)
1607 goto err;
1608 if (STV090x_WRITE_DEMOD(state, SFRLOW1, 0x82) < 0) /* SR= 400 ksps Min */
1609 goto err;
1610 if (STV090x_WRITE_DEMOD(state, SFRLOW0, 0xa0) < 0)
1611 goto err;
1612 if (STV090x_WRITE_DEMOD(state, DMDTOM, 0x00) < 0) /* stop acq @ coarse carrier state */
1613 goto err;
1614 if (stv090x_set_srate(state, 1000000) < 0)
1615 goto err;
1616
1617 steps = state->search_range / 1000000;
1618 if (steps <= 0)
1619 steps = 1;
1620
1621 dir = 1;
1622 freq_step = (1000000 * 256) / (state->internal->mclk / 256);
1623 freq_init = 0;
1624
1625 for (i = 0; i < steps; i++) {
1626 if (dir > 0)
1627 freq_init = freq_init + (freq_step * i);
1628 else
1629 freq_init = freq_init - (freq_step * i);
1630
1631 dir *= -1;
1632
1633 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x5c) < 0) /* Demod RESET */
1634 goto err;
1635 if (STV090x_WRITE_DEMOD(state, CFRINIT1, (freq_init >> 8) & 0xff) < 0)
1636 goto err;
1637 if (STV090x_WRITE_DEMOD(state, CFRINIT0, freq_init & 0xff) < 0)
1638 goto err;
1639 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x58) < 0) /* Demod RESET */
1640 goto err;
1641 msleep(10);
1642
1643 agc2 = 0;
1644 for (j = 0; j < 10; j++) {
1645 agc2 += (STV090x_READ_DEMOD(state, AGC2I1) << 8) |
1646 STV090x_READ_DEMOD(state, AGC2I0);
1647 }
1648 agc2 /= 10;
1649 if (agc2 < agc2_min)
1650 agc2_min = agc2;
1651 }
1652
1653 return agc2_min;
1654 err:
1655 dprintk(FE_ERROR, 1, "I/O error");
1656 return -1;
1657 }
1658
stv090x_get_srate(struct stv090x_state * state,u32 clk)1659 static u32 stv090x_get_srate(struct stv090x_state *state, u32 clk)
1660 {
1661 u8 r3, r2, r1, r0;
1662 s32 srate, int_1, int_2, tmp_1, tmp_2;
1663
1664 r3 = STV090x_READ_DEMOD(state, SFR3);
1665 r2 = STV090x_READ_DEMOD(state, SFR2);
1666 r1 = STV090x_READ_DEMOD(state, SFR1);
1667 r0 = STV090x_READ_DEMOD(state, SFR0);
1668
1669 srate = ((r3 << 24) | (r2 << 16) | (r1 << 8) | r0);
1670
1671 int_1 = clk >> 16;
1672 int_2 = srate >> 16;
1673
1674 tmp_1 = clk % 0x10000;
1675 tmp_2 = srate % 0x10000;
1676
1677 srate = (int_1 * int_2) +
1678 ((int_1 * tmp_2) >> 16) +
1679 ((int_2 * tmp_1) >> 16);
1680
1681 return srate;
1682 }
1683
stv090x_srate_srch_coarse(struct stv090x_state * state)1684 static u32 stv090x_srate_srch_coarse(struct stv090x_state *state)
1685 {
1686 struct dvb_frontend *fe = &state->frontend;
1687
1688 int tmg_lock = 0, i;
1689 s32 tmg_cpt = 0, dir = 1, steps, cur_step = 0, freq;
1690 u32 srate_coarse = 0, agc2 = 0, car_step = 1200, reg;
1691 u32 agc2th;
1692
1693 if (state->internal->dev_ver >= 0x30)
1694 agc2th = 0x2e00;
1695 else
1696 agc2th = 0x1f00;
1697
1698 reg = STV090x_READ_DEMOD(state, DMDISTATE);
1699 STV090x_SETFIELD_Px(reg, I2C_DEMOD_MODE_FIELD, 0x1f); /* Demod RESET */
1700 if (STV090x_WRITE_DEMOD(state, DMDISTATE, reg) < 0)
1701 goto err;
1702 if (STV090x_WRITE_DEMOD(state, TMGCFG, 0x12) < 0)
1703 goto err;
1704 if (STV090x_WRITE_DEMOD(state, TMGCFG2, 0xc0) < 0)
1705 goto err;
1706 if (STV090x_WRITE_DEMOD(state, TMGTHRISE, 0xf0) < 0)
1707 goto err;
1708 if (STV090x_WRITE_DEMOD(state, TMGTHFALL, 0xe0) < 0)
1709 goto err;
1710 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1711 STV090x_SETFIELD_Px(reg, SCAN_ENABLE_FIELD, 1);
1712 STV090x_SETFIELD_Px(reg, CFR_AUTOSCAN_FIELD, 0);
1713 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1714 goto err;
1715
1716 if (STV090x_WRITE_DEMOD(state, SFRUP1, 0x83) < 0)
1717 goto err;
1718 if (STV090x_WRITE_DEMOD(state, SFRUP0, 0xc0) < 0)
1719 goto err;
1720 if (STV090x_WRITE_DEMOD(state, SFRLOW1, 0x82) < 0)
1721 goto err;
1722 if (STV090x_WRITE_DEMOD(state, SFRLOW0, 0xa0) < 0)
1723 goto err;
1724 if (STV090x_WRITE_DEMOD(state, DMDTOM, 0x00) < 0)
1725 goto err;
1726 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x50) < 0)
1727 goto err;
1728
1729 if (state->internal->dev_ver >= 0x30) {
1730 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x99) < 0)
1731 goto err;
1732 if (STV090x_WRITE_DEMOD(state, SFRSTEP, 0x98) < 0)
1733 goto err;
1734
1735 } else if (state->internal->dev_ver >= 0x20) {
1736 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x6a) < 0)
1737 goto err;
1738 if (STV090x_WRITE_DEMOD(state, SFRSTEP, 0x95) < 0)
1739 goto err;
1740 }
1741
1742 if (state->srate <= 2000000)
1743 car_step = 1000;
1744 else if (state->srate <= 5000000)
1745 car_step = 2000;
1746 else if (state->srate <= 12000000)
1747 car_step = 3000;
1748 else
1749 car_step = 5000;
1750
1751 steps = -1 + ((state->search_range / 1000) / car_step);
1752 steps /= 2;
1753 steps = (2 * steps) + 1;
1754 if (steps < 0)
1755 steps = 1;
1756 else if (steps > 10) {
1757 steps = 11;
1758 car_step = (state->search_range / 1000) / 10;
1759 }
1760 cur_step = 0;
1761 dir = 1;
1762 freq = state->frequency;
1763
1764 while ((!tmg_lock) && (cur_step < steps)) {
1765 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x5f) < 0) /* Demod RESET */
1766 goto err;
1767 if (STV090x_WRITE_DEMOD(state, CFRINIT1, 0x00) < 0)
1768 goto err;
1769 if (STV090x_WRITE_DEMOD(state, CFRINIT0, 0x00) < 0)
1770 goto err;
1771 if (STV090x_WRITE_DEMOD(state, SFRINIT1, 0x00) < 0)
1772 goto err;
1773 if (STV090x_WRITE_DEMOD(state, SFRINIT0, 0x00) < 0)
1774 goto err;
1775 /* trigger acquisition */
1776 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x40) < 0)
1777 goto err;
1778 msleep(50);
1779 for (i = 0; i < 10; i++) {
1780 reg = STV090x_READ_DEMOD(state, DSTATUS);
1781 if (STV090x_GETFIELD_Px(reg, TMGLOCK_QUALITY_FIELD) >= 2)
1782 tmg_cpt++;
1783 agc2 += (STV090x_READ_DEMOD(state, AGC2I1) << 8) |
1784 STV090x_READ_DEMOD(state, AGC2I0);
1785 }
1786 agc2 /= 10;
1787 srate_coarse = stv090x_get_srate(state, state->internal->mclk);
1788 cur_step++;
1789 dir *= -1;
1790 if ((tmg_cpt >= 5) && (agc2 < agc2th) &&
1791 (srate_coarse < 50000000) && (srate_coarse > 850000))
1792 tmg_lock = 1;
1793 else if (cur_step < steps) {
1794 if (dir > 0)
1795 freq += cur_step * car_step;
1796 else
1797 freq -= cur_step * car_step;
1798
1799 /* Setup tuner */
1800 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
1801 goto err;
1802
1803 if (state->config->tuner_set_frequency) {
1804 if (state->config->tuner_set_frequency(fe, freq) < 0)
1805 goto err_gateoff;
1806 }
1807
1808 if (state->config->tuner_set_bandwidth) {
1809 if (state->config->tuner_set_bandwidth(fe, state->tuner_bw) < 0)
1810 goto err_gateoff;
1811 }
1812
1813 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
1814 goto err;
1815
1816 msleep(50);
1817
1818 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
1819 goto err;
1820
1821 if (state->config->tuner_get_status) {
1822 if (state->config->tuner_get_status(fe, ®) < 0)
1823 goto err_gateoff;
1824 }
1825
1826 if (reg)
1827 dprintk(FE_DEBUG, 1, "Tuner phase locked");
1828 else
1829 dprintk(FE_DEBUG, 1, "Tuner unlocked");
1830
1831 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
1832 goto err;
1833
1834 }
1835 }
1836 if (!tmg_lock)
1837 srate_coarse = 0;
1838 else
1839 srate_coarse = stv090x_get_srate(state, state->internal->mclk);
1840
1841 return srate_coarse;
1842
1843 err_gateoff:
1844 stv090x_i2c_gate_ctrl(state, 0);
1845 err:
1846 dprintk(FE_ERROR, 1, "I/O error");
1847 return -1;
1848 }
1849
stv090x_srate_srch_fine(struct stv090x_state * state)1850 static u32 stv090x_srate_srch_fine(struct stv090x_state *state)
1851 {
1852 u32 srate_coarse, freq_coarse, sym, reg;
1853
1854 srate_coarse = stv090x_get_srate(state, state->internal->mclk);
1855 freq_coarse = STV090x_READ_DEMOD(state, CFR2) << 8;
1856 freq_coarse |= STV090x_READ_DEMOD(state, CFR1);
1857 sym = 13 * (srate_coarse / 10); /* SFRUP = SFR + 30% */
1858
1859 if (sym < state->srate)
1860 srate_coarse = 0;
1861 else {
1862 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0) /* Demod RESET */
1863 goto err;
1864 if (STV090x_WRITE_DEMOD(state, TMGCFG2, 0xc1) < 0)
1865 goto err;
1866 if (STV090x_WRITE_DEMOD(state, TMGTHRISE, 0x20) < 0)
1867 goto err;
1868 if (STV090x_WRITE_DEMOD(state, TMGTHFALL, 0x00) < 0)
1869 goto err;
1870 if (STV090x_WRITE_DEMOD(state, TMGCFG, 0xd2) < 0)
1871 goto err;
1872 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
1873 STV090x_SETFIELD_Px(reg, CFR_AUTOSCAN_FIELD, 0x00);
1874 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
1875 goto err;
1876
1877 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x38) < 0)
1878 goto err;
1879
1880 if (state->internal->dev_ver >= 0x30) {
1881 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x79) < 0)
1882 goto err;
1883 } else if (state->internal->dev_ver >= 0x20) {
1884 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x49) < 0)
1885 goto err;
1886 }
1887
1888 if (srate_coarse > 3000000) {
1889 sym = 13 * (srate_coarse / 10); /* SFRUP = SFR + 30% */
1890 sym = (sym / 1000) * 65536;
1891 sym /= (state->internal->mclk / 1000);
1892 if (STV090x_WRITE_DEMOD(state, SFRUP1, (sym >> 8) & 0x7f) < 0)
1893 goto err;
1894 if (STV090x_WRITE_DEMOD(state, SFRUP0, sym & 0xff) < 0)
1895 goto err;
1896 sym = 10 * (srate_coarse / 13); /* SFRLOW = SFR - 30% */
1897 sym = (sym / 1000) * 65536;
1898 sym /= (state->internal->mclk / 1000);
1899 if (STV090x_WRITE_DEMOD(state, SFRLOW1, (sym >> 8) & 0x7f) < 0)
1900 goto err;
1901 if (STV090x_WRITE_DEMOD(state, SFRLOW0, sym & 0xff) < 0)
1902 goto err;
1903 sym = (srate_coarse / 1000) * 65536;
1904 sym /= (state->internal->mclk / 1000);
1905 if (STV090x_WRITE_DEMOD(state, SFRINIT1, (sym >> 8) & 0xff) < 0)
1906 goto err;
1907 if (STV090x_WRITE_DEMOD(state, SFRINIT0, sym & 0xff) < 0)
1908 goto err;
1909 } else {
1910 sym = 13 * (srate_coarse / 10); /* SFRUP = SFR + 30% */
1911 sym = (sym / 100) * 65536;
1912 sym /= (state->internal->mclk / 100);
1913 if (STV090x_WRITE_DEMOD(state, SFRUP1, (sym >> 8) & 0x7f) < 0)
1914 goto err;
1915 if (STV090x_WRITE_DEMOD(state, SFRUP0, sym & 0xff) < 0)
1916 goto err;
1917 sym = 10 * (srate_coarse / 14); /* SFRLOW = SFR - 30% */
1918 sym = (sym / 100) * 65536;
1919 sym /= (state->internal->mclk / 100);
1920 if (STV090x_WRITE_DEMOD(state, SFRLOW1, (sym >> 8) & 0x7f) < 0)
1921 goto err;
1922 if (STV090x_WRITE_DEMOD(state, SFRLOW0, sym & 0xff) < 0)
1923 goto err;
1924 sym = (srate_coarse / 100) * 65536;
1925 sym /= (state->internal->mclk / 100);
1926 if (STV090x_WRITE_DEMOD(state, SFRINIT1, (sym >> 8) & 0xff) < 0)
1927 goto err;
1928 if (STV090x_WRITE_DEMOD(state, SFRINIT0, sym & 0xff) < 0)
1929 goto err;
1930 }
1931 if (STV090x_WRITE_DEMOD(state, DMDTOM, 0x20) < 0)
1932 goto err;
1933 if (STV090x_WRITE_DEMOD(state, CFRINIT1, (freq_coarse >> 8) & 0xff) < 0)
1934 goto err;
1935 if (STV090x_WRITE_DEMOD(state, CFRINIT0, freq_coarse & 0xff) < 0)
1936 goto err;
1937 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x15) < 0) /* trigger acquisition */
1938 goto err;
1939 }
1940
1941 return srate_coarse;
1942
1943 err:
1944 dprintk(FE_ERROR, 1, "I/O error");
1945 return -1;
1946 }
1947
stv090x_get_dmdlock(struct stv090x_state * state,s32 timeout)1948 static int stv090x_get_dmdlock(struct stv090x_state *state, s32 timeout)
1949 {
1950 s32 timer = 0, lock = 0;
1951 u32 reg;
1952 u8 stat;
1953
1954 while ((timer < timeout) && (!lock)) {
1955 reg = STV090x_READ_DEMOD(state, DMDSTATE);
1956 stat = STV090x_GETFIELD_Px(reg, HEADER_MODE_FIELD);
1957
1958 switch (stat) {
1959 case 0: /* searching */
1960 case 1: /* first PLH detected */
1961 default:
1962 dprintk(FE_DEBUG, 1, "Demodulator searching ..");
1963 lock = 0;
1964 break;
1965 case 2: /* DVB-S2 mode */
1966 case 3: /* DVB-S1/legacy mode */
1967 reg = STV090x_READ_DEMOD(state, DSTATUS);
1968 lock = STV090x_GETFIELD_Px(reg, LOCK_DEFINITIF_FIELD);
1969 break;
1970 }
1971
1972 if (!lock)
1973 msleep(10);
1974 else
1975 dprintk(FE_DEBUG, 1, "Demodulator acquired LOCK");
1976
1977 timer += 10;
1978 }
1979 return lock;
1980 }
1981
stv090x_blind_search(struct stv090x_state * state)1982 static int stv090x_blind_search(struct stv090x_state *state)
1983 {
1984 u32 agc2, reg, srate_coarse;
1985 s32 cpt_fail, agc2_ovflw, i;
1986 u8 k_ref, k_max, k_min;
1987 int coarse_fail = 0;
1988 int lock;
1989
1990 k_max = 110;
1991 k_min = 10;
1992
1993 agc2 = stv090x_get_agc2_min_level(state);
1994
1995 if (agc2 > STV090x_SEARCH_AGC2_TH(state->internal->dev_ver)) {
1996 lock = 0;
1997 } else {
1998
1999 if (state->internal->dev_ver <= 0x20) {
2000 if (STV090x_WRITE_DEMOD(state, CARCFG, 0xc4) < 0)
2001 goto err;
2002 } else {
2003 /* > Cut 3 */
2004 if (STV090x_WRITE_DEMOD(state, CARCFG, 0x06) < 0)
2005 goto err;
2006 }
2007
2008 if (STV090x_WRITE_DEMOD(state, RTCS2, 0x44) < 0)
2009 goto err;
2010
2011 if (state->internal->dev_ver >= 0x20) {
2012 if (STV090x_WRITE_DEMOD(state, EQUALCFG, 0x41) < 0)
2013 goto err;
2014 if (STV090x_WRITE_DEMOD(state, FFECFG, 0x41) < 0)
2015 goto err;
2016 if (STV090x_WRITE_DEMOD(state, VITSCALE, 0x82) < 0)
2017 goto err;
2018 if (STV090x_WRITE_DEMOD(state, VAVSRVIT, 0x00) < 0) /* set viterbi hysteresis */
2019 goto err;
2020 }
2021
2022 k_ref = k_max;
2023 do {
2024 if (STV090x_WRITE_DEMOD(state, KREFTMG, k_ref) < 0)
2025 goto err;
2026 if (stv090x_srate_srch_coarse(state) != 0) {
2027 srate_coarse = stv090x_srate_srch_fine(state);
2028 if (srate_coarse != 0) {
2029 stv090x_get_lock_tmg(state);
2030 lock = stv090x_get_dmdlock(state,
2031 state->DemodTimeout);
2032 } else {
2033 lock = 0;
2034 }
2035 } else {
2036 cpt_fail = 0;
2037 agc2_ovflw = 0;
2038 for (i = 0; i < 10; i++) {
2039 agc2 += (STV090x_READ_DEMOD(state, AGC2I1) << 8) |
2040 STV090x_READ_DEMOD(state, AGC2I0);
2041 if (agc2 >= 0xff00)
2042 agc2_ovflw++;
2043 reg = STV090x_READ_DEMOD(state, DSTATUS2);
2044 if ((STV090x_GETFIELD_Px(reg, CFR_OVERFLOW_FIELD) == 0x01) &&
2045 (STV090x_GETFIELD_Px(reg, DEMOD_DELOCK_FIELD) == 0x01))
2046
2047 cpt_fail++;
2048 }
2049 if ((cpt_fail > 7) || (agc2_ovflw > 7))
2050 coarse_fail = 1;
2051
2052 lock = 0;
2053 }
2054 k_ref -= 20;
2055 } while ((k_ref >= k_min) && (!lock) && (!coarse_fail));
2056 }
2057
2058 return lock;
2059
2060 err:
2061 dprintk(FE_ERROR, 1, "I/O error");
2062 return -1;
2063 }
2064
stv090x_chk_tmg(struct stv090x_state * state)2065 static int stv090x_chk_tmg(struct stv090x_state *state)
2066 {
2067 u32 reg;
2068 s32 tmg_cpt = 0, i;
2069 u8 freq, tmg_thh, tmg_thl;
2070 int tmg_lock = 0;
2071
2072 freq = STV090x_READ_DEMOD(state, CARFREQ);
2073 tmg_thh = STV090x_READ_DEMOD(state, TMGTHRISE);
2074 tmg_thl = STV090x_READ_DEMOD(state, TMGTHFALL);
2075 if (STV090x_WRITE_DEMOD(state, TMGTHRISE, 0x20) < 0)
2076 goto err;
2077 if (STV090x_WRITE_DEMOD(state, TMGTHFALL, 0x00) < 0)
2078 goto err;
2079
2080 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
2081 STV090x_SETFIELD_Px(reg, CFR_AUTOSCAN_FIELD, 0x00); /* stop carrier offset search */
2082 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
2083 goto err;
2084 if (STV090x_WRITE_DEMOD(state, RTC, 0x80) < 0)
2085 goto err;
2086
2087 if (STV090x_WRITE_DEMOD(state, RTCS2, 0x40) < 0)
2088 goto err;
2089 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x00) < 0)
2090 goto err;
2091
2092 if (STV090x_WRITE_DEMOD(state, CFRINIT1, 0x00) < 0) /* set car ofset to 0 */
2093 goto err;
2094 if (STV090x_WRITE_DEMOD(state, CFRINIT0, 0x00) < 0)
2095 goto err;
2096 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x65) < 0)
2097 goto err;
2098
2099 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x18) < 0) /* trigger acquisition */
2100 goto err;
2101 msleep(10);
2102
2103 for (i = 0; i < 10; i++) {
2104 reg = STV090x_READ_DEMOD(state, DSTATUS);
2105 if (STV090x_GETFIELD_Px(reg, TMGLOCK_QUALITY_FIELD) >= 2)
2106 tmg_cpt++;
2107 msleep(1);
2108 }
2109 if (tmg_cpt >= 3)
2110 tmg_lock = 1;
2111
2112 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x38) < 0)
2113 goto err;
2114 if (STV090x_WRITE_DEMOD(state, RTC, 0x88) < 0) /* DVB-S1 timing */
2115 goto err;
2116 if (STV090x_WRITE_DEMOD(state, RTCS2, 0x68) < 0) /* DVB-S2 timing */
2117 goto err;
2118
2119 if (STV090x_WRITE_DEMOD(state, CARFREQ, freq) < 0)
2120 goto err;
2121 if (STV090x_WRITE_DEMOD(state, TMGTHRISE, tmg_thh) < 0)
2122 goto err;
2123 if (STV090x_WRITE_DEMOD(state, TMGTHFALL, tmg_thl) < 0)
2124 goto err;
2125
2126 return tmg_lock;
2127
2128 err:
2129 dprintk(FE_ERROR, 1, "I/O error");
2130 return -1;
2131 }
2132
stv090x_get_coldlock(struct stv090x_state * state,s32 timeout_dmd)2133 static int stv090x_get_coldlock(struct stv090x_state *state, s32 timeout_dmd)
2134 {
2135 struct dvb_frontend *fe = &state->frontend;
2136
2137 u32 reg;
2138 s32 car_step, steps, cur_step, dir, freq, timeout_lock;
2139 int lock = 0;
2140
2141 if (state->srate >= 10000000)
2142 timeout_lock = timeout_dmd / 3;
2143 else
2144 timeout_lock = timeout_dmd / 2;
2145
2146 lock = stv090x_get_dmdlock(state, timeout_lock); /* cold start wait */
2147 if (!lock) {
2148 if (state->srate >= 10000000) {
2149 if (stv090x_chk_tmg(state)) {
2150 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0)
2151 goto err;
2152 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x15) < 0)
2153 goto err;
2154 lock = stv090x_get_dmdlock(state, timeout_dmd);
2155 } else {
2156 lock = 0;
2157 }
2158 } else {
2159 if (state->srate <= 4000000)
2160 car_step = 1000;
2161 else if (state->srate <= 7000000)
2162 car_step = 2000;
2163 else if (state->srate <= 10000000)
2164 car_step = 3000;
2165 else
2166 car_step = 5000;
2167
2168 steps = (state->search_range / 1000) / car_step;
2169 steps /= 2;
2170 steps = 2 * (steps + 1);
2171 if (steps < 0)
2172 steps = 2;
2173 else if (steps > 12)
2174 steps = 12;
2175
2176 cur_step = 1;
2177 dir = 1;
2178
2179 if (!lock) {
2180 freq = state->frequency;
2181 state->tuner_bw = stv090x_car_width(state->srate, state->rolloff) + state->srate;
2182 while ((cur_step <= steps) && (!lock)) {
2183 if (dir > 0)
2184 freq += cur_step * car_step;
2185 else
2186 freq -= cur_step * car_step;
2187
2188 /* Setup tuner */
2189 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
2190 goto err;
2191
2192 if (state->config->tuner_set_frequency) {
2193 if (state->config->tuner_set_frequency(fe, freq) < 0)
2194 goto err_gateoff;
2195 }
2196
2197 if (state->config->tuner_set_bandwidth) {
2198 if (state->config->tuner_set_bandwidth(fe, state->tuner_bw) < 0)
2199 goto err_gateoff;
2200 }
2201
2202 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
2203 goto err;
2204
2205 msleep(50);
2206
2207 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
2208 goto err;
2209
2210 if (state->config->tuner_get_status) {
2211 if (state->config->tuner_get_status(fe, ®) < 0)
2212 goto err_gateoff;
2213 }
2214
2215 if (reg)
2216 dprintk(FE_DEBUG, 1, "Tuner phase locked");
2217 else
2218 dprintk(FE_DEBUG, 1, "Tuner unlocked");
2219
2220 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
2221 goto err;
2222
2223 STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1c);
2224 if (STV090x_WRITE_DEMOD(state, CFRINIT1, 0x00) < 0)
2225 goto err;
2226 if (STV090x_WRITE_DEMOD(state, CFRINIT0, 0x00) < 0)
2227 goto err;
2228 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0)
2229 goto err;
2230 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x15) < 0)
2231 goto err;
2232 lock = stv090x_get_dmdlock(state, (timeout_dmd / 3));
2233
2234 dir *= -1;
2235 cur_step++;
2236 }
2237 }
2238 }
2239 }
2240
2241 return lock;
2242
2243 err_gateoff:
2244 stv090x_i2c_gate_ctrl(state, 0);
2245 err:
2246 dprintk(FE_ERROR, 1, "I/O error");
2247 return -1;
2248 }
2249
stv090x_get_loop_params(struct stv090x_state * state,s32 * freq_inc,s32 * timeout_sw,s32 * steps)2250 static int stv090x_get_loop_params(struct stv090x_state *state, s32 *freq_inc, s32 *timeout_sw, s32 *steps)
2251 {
2252 s32 timeout, inc, steps_max, srate, car_max;
2253
2254 srate = state->srate;
2255 car_max = state->search_range / 1000;
2256 car_max += car_max / 10;
2257 car_max = 65536 * (car_max / 2);
2258 car_max /= (state->internal->mclk / 1000);
2259
2260 if (car_max > 0x4000)
2261 car_max = 0x4000 ; /* maxcarrier should be<= +-1/4 Mclk */
2262
2263 inc = srate;
2264 inc /= state->internal->mclk / 1000;
2265 inc *= 256;
2266 inc *= 256;
2267 inc /= 1000;
2268
2269 switch (state->search_mode) {
2270 case STV090x_SEARCH_DVBS1:
2271 case STV090x_SEARCH_DSS:
2272 inc *= 3; /* freq step = 3% of srate */
2273 timeout = 20;
2274 break;
2275
2276 case STV090x_SEARCH_DVBS2:
2277 inc *= 4;
2278 timeout = 25;
2279 break;
2280
2281 case STV090x_SEARCH_AUTO:
2282 default:
2283 inc *= 3;
2284 timeout = 25;
2285 break;
2286 }
2287 inc /= 100;
2288 if ((inc > car_max) || (inc < 0))
2289 inc = car_max / 2; /* increment <= 1/8 Mclk */
2290
2291 timeout *= 27500; /* 27.5 Msps reference */
2292 if (srate > 0)
2293 timeout /= (srate / 1000);
2294
2295 if ((timeout > 100) || (timeout < 0))
2296 timeout = 100;
2297
2298 steps_max = (car_max / inc) + 1; /* min steps = 3 */
2299 if ((steps_max > 100) || (steps_max < 0)) {
2300 steps_max = 100; /* max steps <= 100 */
2301 inc = car_max / steps_max;
2302 }
2303 *freq_inc = inc;
2304 *timeout_sw = timeout;
2305 *steps = steps_max;
2306
2307 return 0;
2308 }
2309
stv090x_chk_signal(struct stv090x_state * state)2310 static int stv090x_chk_signal(struct stv090x_state *state)
2311 {
2312 s32 offst_car, agc2, car_max;
2313 int no_signal;
2314
2315 offst_car = STV090x_READ_DEMOD(state, CFR2) << 8;
2316 offst_car |= STV090x_READ_DEMOD(state, CFR1);
2317 offst_car = comp2(offst_car, 16);
2318
2319 agc2 = STV090x_READ_DEMOD(state, AGC2I1) << 8;
2320 agc2 |= STV090x_READ_DEMOD(state, AGC2I0);
2321 car_max = state->search_range / 1000;
2322
2323 car_max += (car_max / 10); /* 10% margin */
2324 car_max = (65536 * car_max / 2);
2325 car_max /= state->internal->mclk / 1000;
2326
2327 if (car_max > 0x4000)
2328 car_max = 0x4000;
2329
2330 if ((agc2 > 0x2000) || (offst_car > 2 * car_max) || (offst_car < -2 * car_max)) {
2331 no_signal = 1;
2332 dprintk(FE_DEBUG, 1, "No Signal");
2333 } else {
2334 no_signal = 0;
2335 dprintk(FE_DEBUG, 1, "Found Signal");
2336 }
2337
2338 return no_signal;
2339 }
2340
stv090x_search_car_loop(struct stv090x_state * state,s32 inc,s32 timeout,int zigzag,s32 steps_max)2341 static int stv090x_search_car_loop(struct stv090x_state *state, s32 inc, s32 timeout, int zigzag, s32 steps_max)
2342 {
2343 int no_signal, lock = 0;
2344 s32 cpt_step = 0, offst_freq, car_max;
2345 u32 reg;
2346
2347 car_max = state->search_range / 1000;
2348 car_max += (car_max / 10);
2349 car_max = (65536 * car_max / 2);
2350 car_max /= (state->internal->mclk / 1000);
2351 if (car_max > 0x4000)
2352 car_max = 0x4000;
2353
2354 if (zigzag)
2355 offst_freq = 0;
2356 else
2357 offst_freq = -car_max + inc;
2358
2359 do {
2360 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1c) < 0)
2361 goto err;
2362 if (STV090x_WRITE_DEMOD(state, CFRINIT1, ((offst_freq / 256) & 0xff)) < 0)
2363 goto err;
2364 if (STV090x_WRITE_DEMOD(state, CFRINIT0, offst_freq & 0xff) < 0)
2365 goto err;
2366 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x18) < 0)
2367 goto err;
2368
2369 reg = STV090x_READ_DEMOD(state, PDELCTRL1);
2370 STV090x_SETFIELD_Px(reg, ALGOSWRST_FIELD, 0x1); /* stop DVB-S2 packet delin */
2371 if (STV090x_WRITE_DEMOD(state, PDELCTRL1, reg) < 0)
2372 goto err;
2373
2374 if (zigzag) {
2375 if (offst_freq >= 0)
2376 offst_freq = -offst_freq - 2 * inc;
2377 else
2378 offst_freq = -offst_freq;
2379 } else {
2380 offst_freq += 2 * inc;
2381 }
2382
2383 cpt_step++;
2384
2385 lock = stv090x_get_dmdlock(state, timeout);
2386 no_signal = stv090x_chk_signal(state);
2387
2388 } while ((!lock) &&
2389 (!no_signal) &&
2390 ((offst_freq - inc) < car_max) &&
2391 ((offst_freq + inc) > -car_max) &&
2392 (cpt_step < steps_max));
2393
2394 reg = STV090x_READ_DEMOD(state, PDELCTRL1);
2395 STV090x_SETFIELD_Px(reg, ALGOSWRST_FIELD, 0);
2396 if (STV090x_WRITE_DEMOD(state, PDELCTRL1, reg) < 0)
2397 goto err;
2398
2399 return lock;
2400 err:
2401 dprintk(FE_ERROR, 1, "I/O error");
2402 return -1;
2403 }
2404
stv090x_sw_algo(struct stv090x_state * state)2405 static int stv090x_sw_algo(struct stv090x_state *state)
2406 {
2407 int no_signal, zigzag, lock = 0;
2408 u32 reg;
2409
2410 s32 dvbs2_fly_wheel;
2411 s32 inc, timeout_step, trials, steps_max;
2412
2413 /* get params */
2414 stv090x_get_loop_params(state, &inc, &timeout_step, &steps_max);
2415
2416 switch (state->search_mode) {
2417 case STV090x_SEARCH_DVBS1:
2418 case STV090x_SEARCH_DSS:
2419 /* accelerate the frequency detector */
2420 if (state->internal->dev_ver >= 0x20) {
2421 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x3B) < 0)
2422 goto err;
2423 }
2424
2425 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, 0x49) < 0)
2426 goto err;
2427 zigzag = 0;
2428 break;
2429
2430 case STV090x_SEARCH_DVBS2:
2431 if (state->internal->dev_ver >= 0x20) {
2432 if (STV090x_WRITE_DEMOD(state, CORRELABS, 0x79) < 0)
2433 goto err;
2434 }
2435
2436 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, 0x89) < 0)
2437 goto err;
2438 zigzag = 1;
2439 break;
2440
2441 case STV090x_SEARCH_AUTO:
2442 default:
2443 /* accelerate the frequency detector */
2444 if (state->internal->dev_ver >= 0x20) {
2445 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x3b) < 0)
2446 goto err;
2447 if (STV090x_WRITE_DEMOD(state, CORRELABS, 0x79) < 0)
2448 goto err;
2449 }
2450
2451 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, 0xc9) < 0)
2452 goto err;
2453 zigzag = 0;
2454 break;
2455 }
2456
2457 trials = 0;
2458 do {
2459 lock = stv090x_search_car_loop(state, inc, timeout_step, zigzag, steps_max);
2460 no_signal = stv090x_chk_signal(state);
2461 trials++;
2462
2463 /*run the SW search 2 times maximum*/
2464 if (lock || no_signal || (trials == 2)) {
2465 /*Check if the demod is not losing lock in DVBS2*/
2466 if (state->internal->dev_ver >= 0x20) {
2467 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x49) < 0)
2468 goto err;
2469 if (STV090x_WRITE_DEMOD(state, CORRELABS, 0x9e) < 0)
2470 goto err;
2471 }
2472
2473 reg = STV090x_READ_DEMOD(state, DMDSTATE);
2474 if ((lock) && (STV090x_GETFIELD_Px(reg, HEADER_MODE_FIELD) == STV090x_DVBS2)) {
2475 /*Check if the demod is not losing lock in DVBS2*/
2476 msleep(timeout_step);
2477 reg = STV090x_READ_DEMOD(state, DMDFLYW);
2478 dvbs2_fly_wheel = STV090x_GETFIELD_Px(reg, FLYWHEEL_CPT_FIELD);
2479 if (dvbs2_fly_wheel < 0xd) { /*if correct frames is decrementing */
2480 msleep(timeout_step);
2481 reg = STV090x_READ_DEMOD(state, DMDFLYW);
2482 dvbs2_fly_wheel = STV090x_GETFIELD_Px(reg, FLYWHEEL_CPT_FIELD);
2483 }
2484 if (dvbs2_fly_wheel < 0xd) {
2485 /*FALSE lock, The demod is losing lock */
2486 lock = 0;
2487 if (trials < 2) {
2488 if (state->internal->dev_ver >= 0x20) {
2489 if (STV090x_WRITE_DEMOD(state, CORRELABS, 0x79) < 0)
2490 goto err;
2491 }
2492
2493 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, 0x89) < 0)
2494 goto err;
2495 }
2496 }
2497 }
2498 }
2499 } while ((!lock) && (trials < 2) && (!no_signal));
2500
2501 return lock;
2502 err:
2503 dprintk(FE_ERROR, 1, "I/O error");
2504 return -1;
2505 }
2506
stv090x_get_std(struct stv090x_state * state)2507 static enum stv090x_delsys stv090x_get_std(struct stv090x_state *state)
2508 {
2509 u32 reg;
2510 enum stv090x_delsys delsys;
2511
2512 reg = STV090x_READ_DEMOD(state, DMDSTATE);
2513 if (STV090x_GETFIELD_Px(reg, HEADER_MODE_FIELD) == 2)
2514 delsys = STV090x_DVBS2;
2515 else if (STV090x_GETFIELD_Px(reg, HEADER_MODE_FIELD) == 3) {
2516 reg = STV090x_READ_DEMOD(state, FECM);
2517 if (STV090x_GETFIELD_Px(reg, DSS_DVB_FIELD) == 1)
2518 delsys = STV090x_DSS;
2519 else
2520 delsys = STV090x_DVBS1;
2521 } else {
2522 delsys = STV090x_ERROR;
2523 }
2524
2525 return delsys;
2526 }
2527
2528 /* in Hz */
stv090x_get_car_freq(struct stv090x_state * state,u32 mclk)2529 static s32 stv090x_get_car_freq(struct stv090x_state *state, u32 mclk)
2530 {
2531 s32 derot, int_1, int_2, tmp_1, tmp_2;
2532
2533 derot = STV090x_READ_DEMOD(state, CFR2) << 16;
2534 derot |= STV090x_READ_DEMOD(state, CFR1) << 8;
2535 derot |= STV090x_READ_DEMOD(state, CFR0);
2536
2537 derot = comp2(derot, 24);
2538 int_1 = mclk >> 12;
2539 int_2 = derot >> 12;
2540
2541 /* carrier_frequency = MasterClock * Reg / 2^24 */
2542 tmp_1 = mclk % 0x1000;
2543 tmp_2 = derot % 0x1000;
2544
2545 derot = (int_1 * int_2) +
2546 ((int_1 * tmp_2) >> 12) +
2547 ((int_2 * tmp_1) >> 12);
2548
2549 return derot;
2550 }
2551
stv090x_get_viterbi(struct stv090x_state * state)2552 static int stv090x_get_viterbi(struct stv090x_state *state)
2553 {
2554 u32 reg, rate;
2555
2556 reg = STV090x_READ_DEMOD(state, VITCURPUN);
2557 rate = STV090x_GETFIELD_Px(reg, VIT_CURPUN_FIELD);
2558
2559 switch (rate) {
2560 case 13:
2561 state->fec = STV090x_PR12;
2562 break;
2563
2564 case 18:
2565 state->fec = STV090x_PR23;
2566 break;
2567
2568 case 21:
2569 state->fec = STV090x_PR34;
2570 break;
2571
2572 case 24:
2573 state->fec = STV090x_PR56;
2574 break;
2575
2576 case 25:
2577 state->fec = STV090x_PR67;
2578 break;
2579
2580 case 26:
2581 state->fec = STV090x_PR78;
2582 break;
2583
2584 default:
2585 state->fec = STV090x_PRERR;
2586 break;
2587 }
2588
2589 return 0;
2590 }
2591
stv090x_get_sig_params(struct stv090x_state * state)2592 static enum stv090x_signal_state stv090x_get_sig_params(struct stv090x_state *state)
2593 {
2594 struct dvb_frontend *fe = &state->frontend;
2595
2596 u8 tmg;
2597 u32 reg;
2598 s32 i = 0, offst_freq;
2599
2600 msleep(5);
2601
2602 if (state->algo == STV090x_BLIND_SEARCH) {
2603 tmg = STV090x_READ_DEMOD(state, TMGREG2);
2604 STV090x_WRITE_DEMOD(state, SFRSTEP, 0x5c);
2605 while ((i <= 50) && (tmg != 0) && (tmg != 0xff)) {
2606 tmg = STV090x_READ_DEMOD(state, TMGREG2);
2607 msleep(5);
2608 i += 5;
2609 }
2610 }
2611 state->delsys = stv090x_get_std(state);
2612
2613 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
2614 goto err;
2615
2616 if (state->config->tuner_get_frequency) {
2617 if (state->config->tuner_get_frequency(fe, &state->frequency) < 0)
2618 goto err_gateoff;
2619 }
2620
2621 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
2622 goto err;
2623
2624 offst_freq = stv090x_get_car_freq(state, state->internal->mclk) / 1000;
2625 state->frequency += offst_freq;
2626
2627 if (stv090x_get_viterbi(state) < 0)
2628 goto err;
2629
2630 reg = STV090x_READ_DEMOD(state, DMDMODCOD);
2631 state->modcod = STV090x_GETFIELD_Px(reg, DEMOD_MODCOD_FIELD);
2632 state->pilots = STV090x_GETFIELD_Px(reg, DEMOD_TYPE_FIELD) & 0x01;
2633 state->frame_len = STV090x_GETFIELD_Px(reg, DEMOD_TYPE_FIELD) >> 1;
2634 reg = STV090x_READ_DEMOD(state, TMGOBS);
2635 state->rolloff = STV090x_GETFIELD_Px(reg, ROLLOFF_STATUS_FIELD);
2636 reg = STV090x_READ_DEMOD(state, FECM);
2637 state->inversion = STV090x_GETFIELD_Px(reg, IQINV_FIELD);
2638
2639 if ((state->algo == STV090x_BLIND_SEARCH) || (state->srate < 10000000)) {
2640
2641 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
2642 goto err;
2643
2644 if (state->config->tuner_get_frequency) {
2645 if (state->config->tuner_get_frequency(fe, &state->frequency) < 0)
2646 goto err_gateoff;
2647 }
2648
2649 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
2650 goto err;
2651
2652 if (abs(offst_freq) <= ((state->search_range / 2000) + 500))
2653 return STV090x_RANGEOK;
2654 else if (abs(offst_freq) <= (stv090x_car_width(state->srate, state->rolloff) / 2000))
2655 return STV090x_RANGEOK;
2656 else
2657 return STV090x_OUTOFRANGE; /* Out of Range */
2658 } else {
2659 if (abs(offst_freq) <= ((state->search_range / 2000) + 500))
2660 return STV090x_RANGEOK;
2661 else
2662 return STV090x_OUTOFRANGE;
2663 }
2664
2665 return STV090x_OUTOFRANGE;
2666
2667 err_gateoff:
2668 stv090x_i2c_gate_ctrl(state, 0);
2669 err:
2670 dprintk(FE_ERROR, 1, "I/O error");
2671 return -1;
2672 }
2673
stv090x_get_tmgoffst(struct stv090x_state * state,u32 srate)2674 static u32 stv090x_get_tmgoffst(struct stv090x_state *state, u32 srate)
2675 {
2676 s32 offst_tmg;
2677
2678 offst_tmg = STV090x_READ_DEMOD(state, TMGREG2) << 16;
2679 offst_tmg |= STV090x_READ_DEMOD(state, TMGREG1) << 8;
2680 offst_tmg |= STV090x_READ_DEMOD(state, TMGREG0);
2681
2682 offst_tmg = comp2(offst_tmg, 24); /* 2's complement */
2683 if (!offst_tmg)
2684 offst_tmg = 1;
2685
2686 offst_tmg = ((s32) srate * 10) / ((s32) 0x1000000 / offst_tmg);
2687 offst_tmg /= 320;
2688
2689 return offst_tmg;
2690 }
2691
stv090x_optimize_carloop(struct stv090x_state * state,enum stv090x_modcod modcod,s32 pilots)2692 static u8 stv090x_optimize_carloop(struct stv090x_state *state, enum stv090x_modcod modcod, s32 pilots)
2693 {
2694 u8 aclc = 0x29;
2695 s32 i;
2696 struct stv090x_long_frame_crloop *car_loop, *car_loop_qpsk_low, *car_loop_apsk_low;
2697
2698 if (state->internal->dev_ver == 0x20) {
2699 car_loop = stv090x_s2_crl_cut20;
2700 car_loop_qpsk_low = stv090x_s2_lowqpsk_crl_cut20;
2701 car_loop_apsk_low = stv090x_s2_apsk_crl_cut20;
2702 } else {
2703 /* >= Cut 3 */
2704 car_loop = stv090x_s2_crl_cut30;
2705 car_loop_qpsk_low = stv090x_s2_lowqpsk_crl_cut30;
2706 car_loop_apsk_low = stv090x_s2_apsk_crl_cut30;
2707 }
2708
2709 if (modcod < STV090x_QPSK_12) {
2710 i = 0;
2711 while ((i < 3) && (modcod != car_loop_qpsk_low[i].modcod))
2712 i++;
2713
2714 if (i >= 3)
2715 i = 2;
2716
2717 } else {
2718 i = 0;
2719 while ((i < 14) && (modcod != car_loop[i].modcod))
2720 i++;
2721
2722 if (i >= 14) {
2723 i = 0;
2724 while ((i < 11) && (modcod != car_loop_apsk_low[i].modcod))
2725 i++;
2726
2727 if (i >= 11)
2728 i = 10;
2729 }
2730 }
2731
2732 if (modcod <= STV090x_QPSK_25) {
2733 if (pilots) {
2734 if (state->srate <= 3000000)
2735 aclc = car_loop_qpsk_low[i].crl_pilots_on_2;
2736 else if (state->srate <= 7000000)
2737 aclc = car_loop_qpsk_low[i].crl_pilots_on_5;
2738 else if (state->srate <= 15000000)
2739 aclc = car_loop_qpsk_low[i].crl_pilots_on_10;
2740 else if (state->srate <= 25000000)
2741 aclc = car_loop_qpsk_low[i].crl_pilots_on_20;
2742 else
2743 aclc = car_loop_qpsk_low[i].crl_pilots_on_30;
2744 } else {
2745 if (state->srate <= 3000000)
2746 aclc = car_loop_qpsk_low[i].crl_pilots_off_2;
2747 else if (state->srate <= 7000000)
2748 aclc = car_loop_qpsk_low[i].crl_pilots_off_5;
2749 else if (state->srate <= 15000000)
2750 aclc = car_loop_qpsk_low[i].crl_pilots_off_10;
2751 else if (state->srate <= 25000000)
2752 aclc = car_loop_qpsk_low[i].crl_pilots_off_20;
2753 else
2754 aclc = car_loop_qpsk_low[i].crl_pilots_off_30;
2755 }
2756
2757 } else if (modcod <= STV090x_8PSK_910) {
2758 if (pilots) {
2759 if (state->srate <= 3000000)
2760 aclc = car_loop[i].crl_pilots_on_2;
2761 else if (state->srate <= 7000000)
2762 aclc = car_loop[i].crl_pilots_on_5;
2763 else if (state->srate <= 15000000)
2764 aclc = car_loop[i].crl_pilots_on_10;
2765 else if (state->srate <= 25000000)
2766 aclc = car_loop[i].crl_pilots_on_20;
2767 else
2768 aclc = car_loop[i].crl_pilots_on_30;
2769 } else {
2770 if (state->srate <= 3000000)
2771 aclc = car_loop[i].crl_pilots_off_2;
2772 else if (state->srate <= 7000000)
2773 aclc = car_loop[i].crl_pilots_off_5;
2774 else if (state->srate <= 15000000)
2775 aclc = car_loop[i].crl_pilots_off_10;
2776 else if (state->srate <= 25000000)
2777 aclc = car_loop[i].crl_pilots_off_20;
2778 else
2779 aclc = car_loop[i].crl_pilots_off_30;
2780 }
2781 } else { /* 16APSK and 32APSK */
2782 if (state->srate <= 3000000)
2783 aclc = car_loop_apsk_low[i].crl_pilots_on_2;
2784 else if (state->srate <= 7000000)
2785 aclc = car_loop_apsk_low[i].crl_pilots_on_5;
2786 else if (state->srate <= 15000000)
2787 aclc = car_loop_apsk_low[i].crl_pilots_on_10;
2788 else if (state->srate <= 25000000)
2789 aclc = car_loop_apsk_low[i].crl_pilots_on_20;
2790 else
2791 aclc = car_loop_apsk_low[i].crl_pilots_on_30;
2792 }
2793
2794 return aclc;
2795 }
2796
stv090x_optimize_carloop_short(struct stv090x_state * state)2797 static u8 stv090x_optimize_carloop_short(struct stv090x_state *state)
2798 {
2799 struct stv090x_short_frame_crloop *short_crl = NULL;
2800 s32 index = 0;
2801 u8 aclc = 0x0b;
2802
2803 switch (state->modulation) {
2804 case STV090x_QPSK:
2805 default:
2806 index = 0;
2807 break;
2808 case STV090x_8PSK:
2809 index = 1;
2810 break;
2811 case STV090x_16APSK:
2812 index = 2;
2813 break;
2814 case STV090x_32APSK:
2815 index = 3;
2816 break;
2817 }
2818
2819 if (state->internal->dev_ver >= 0x30) {
2820 /* Cut 3.0 and up */
2821 short_crl = stv090x_s2_short_crl_cut30;
2822 } else {
2823 /* Cut 2.0 and up: we don't support cuts older than 2.0 */
2824 short_crl = stv090x_s2_short_crl_cut20;
2825 }
2826
2827 if (state->srate <= 3000000)
2828 aclc = short_crl[index].crl_2;
2829 else if (state->srate <= 7000000)
2830 aclc = short_crl[index].crl_5;
2831 else if (state->srate <= 15000000)
2832 aclc = short_crl[index].crl_10;
2833 else if (state->srate <= 25000000)
2834 aclc = short_crl[index].crl_20;
2835 else
2836 aclc = short_crl[index].crl_30;
2837
2838 return aclc;
2839 }
2840
stv090x_optimize_track(struct stv090x_state * state)2841 static int stv090x_optimize_track(struct stv090x_state *state)
2842 {
2843 struct dvb_frontend *fe = &state->frontend;
2844
2845 enum stv090x_rolloff rolloff;
2846 enum stv090x_modcod modcod;
2847
2848 s32 srate, pilots, aclc, f_1, f_0, i = 0, blind_tune = 0;
2849 u32 reg;
2850
2851 srate = stv090x_get_srate(state, state->internal->mclk);
2852 srate += stv090x_get_tmgoffst(state, srate);
2853
2854 switch (state->delsys) {
2855 case STV090x_DVBS1:
2856 case STV090x_DSS:
2857 if (state->search_mode == STV090x_SEARCH_AUTO) {
2858 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
2859 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 1);
2860 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 0);
2861 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
2862 goto err;
2863 }
2864 reg = STV090x_READ_DEMOD(state, DEMOD);
2865 STV090x_SETFIELD_Px(reg, ROLLOFF_CONTROL_FIELD, state->rolloff);
2866 STV090x_SETFIELD_Px(reg, MANUAL_SXROLLOFF_FIELD, 0x01);
2867 if (STV090x_WRITE_DEMOD(state, DEMOD, reg) < 0)
2868 goto err;
2869
2870 if (state->internal->dev_ver >= 0x30) {
2871 if (stv090x_get_viterbi(state) < 0)
2872 goto err;
2873
2874 if (state->fec == STV090x_PR12) {
2875 if (STV090x_WRITE_DEMOD(state, GAUSSR0, 0x98) < 0)
2876 goto err;
2877 if (STV090x_WRITE_DEMOD(state, CCIR0, 0x18) < 0)
2878 goto err;
2879 } else {
2880 if (STV090x_WRITE_DEMOD(state, GAUSSR0, 0x18) < 0)
2881 goto err;
2882 if (STV090x_WRITE_DEMOD(state, CCIR0, 0x18) < 0)
2883 goto err;
2884 }
2885 }
2886
2887 if (STV090x_WRITE_DEMOD(state, ERRCTRL1, 0x75) < 0)
2888 goto err;
2889 break;
2890
2891 case STV090x_DVBS2:
2892 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
2893 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 0);
2894 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 1);
2895 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
2896 goto err;
2897 if (state->internal->dev_ver >= 0x30) {
2898 if (STV090x_WRITE_DEMOD(state, ACLC, 0) < 0)
2899 goto err;
2900 if (STV090x_WRITE_DEMOD(state, BCLC, 0) < 0)
2901 goto err;
2902 }
2903 if (state->frame_len == STV090x_LONG_FRAME) {
2904 reg = STV090x_READ_DEMOD(state, DMDMODCOD);
2905 modcod = STV090x_GETFIELD_Px(reg, DEMOD_MODCOD_FIELD);
2906 pilots = STV090x_GETFIELD_Px(reg, DEMOD_TYPE_FIELD) & 0x01;
2907 aclc = stv090x_optimize_carloop(state, modcod, pilots);
2908 if (modcod <= STV090x_QPSK_910) {
2909 STV090x_WRITE_DEMOD(state, ACLC2S2Q, aclc);
2910 } else if (modcod <= STV090x_8PSK_910) {
2911 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, 0x2a) < 0)
2912 goto err;
2913 if (STV090x_WRITE_DEMOD(state, ACLC2S28, aclc) < 0)
2914 goto err;
2915 }
2916 if ((state->demod_mode == STV090x_SINGLE) && (modcod > STV090x_8PSK_910)) {
2917 if (modcod <= STV090x_16APSK_910) {
2918 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, 0x2a) < 0)
2919 goto err;
2920 if (STV090x_WRITE_DEMOD(state, ACLC2S216A, aclc) < 0)
2921 goto err;
2922 } else {
2923 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, 0x2a) < 0)
2924 goto err;
2925 if (STV090x_WRITE_DEMOD(state, ACLC2S232A, aclc) < 0)
2926 goto err;
2927 }
2928 }
2929 } else {
2930 /*Carrier loop setting for short frame*/
2931 aclc = stv090x_optimize_carloop_short(state);
2932 if (state->modulation == STV090x_QPSK) {
2933 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, aclc) < 0)
2934 goto err;
2935 } else if (state->modulation == STV090x_8PSK) {
2936 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, 0x2a) < 0)
2937 goto err;
2938 if (STV090x_WRITE_DEMOD(state, ACLC2S28, aclc) < 0)
2939 goto err;
2940 } else if (state->modulation == STV090x_16APSK) {
2941 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, 0x2a) < 0)
2942 goto err;
2943 if (STV090x_WRITE_DEMOD(state, ACLC2S216A, aclc) < 0)
2944 goto err;
2945 } else if (state->modulation == STV090x_32APSK) {
2946 if (STV090x_WRITE_DEMOD(state, ACLC2S2Q, 0x2a) < 0)
2947 goto err;
2948 if (STV090x_WRITE_DEMOD(state, ACLC2S232A, aclc) < 0)
2949 goto err;
2950 }
2951 }
2952
2953 STV090x_WRITE_DEMOD(state, ERRCTRL1, 0x67); /* PER */
2954 break;
2955
2956 case STV090x_ERROR:
2957 default:
2958 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
2959 STV090x_SETFIELD_Px(reg, DVBS1_ENABLE_FIELD, 1);
2960 STV090x_SETFIELD_Px(reg, DVBS2_ENABLE_FIELD, 1);
2961 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
2962 goto err;
2963 break;
2964 }
2965
2966 f_1 = STV090x_READ_DEMOD(state, CFR2);
2967 f_0 = STV090x_READ_DEMOD(state, CFR1);
2968 reg = STV090x_READ_DEMOD(state, TMGOBS);
2969 rolloff = STV090x_GETFIELD_Px(reg, ROLLOFF_STATUS_FIELD);
2970
2971 if (state->algo == STV090x_BLIND_SEARCH) {
2972 STV090x_WRITE_DEMOD(state, SFRSTEP, 0x00);
2973 reg = STV090x_READ_DEMOD(state, DMDCFGMD);
2974 STV090x_SETFIELD_Px(reg, SCAN_ENABLE_FIELD, 0x00);
2975 STV090x_SETFIELD_Px(reg, CFR_AUTOSCAN_FIELD, 0x00);
2976 if (STV090x_WRITE_DEMOD(state, DMDCFGMD, reg) < 0)
2977 goto err;
2978 if (STV090x_WRITE_DEMOD(state, TMGCFG2, 0xc1) < 0)
2979 goto err;
2980
2981 if (stv090x_set_srate(state, srate) < 0)
2982 goto err;
2983 blind_tune = 1;
2984
2985 if (stv090x_dvbs_track_crl(state) < 0)
2986 goto err;
2987 }
2988
2989 if (state->internal->dev_ver >= 0x20) {
2990 if ((state->search_mode == STV090x_SEARCH_DVBS1) ||
2991 (state->search_mode == STV090x_SEARCH_DSS) ||
2992 (state->search_mode == STV090x_SEARCH_AUTO)) {
2993
2994 if (STV090x_WRITE_DEMOD(state, VAVSRVIT, 0x0a) < 0)
2995 goto err;
2996 if (STV090x_WRITE_DEMOD(state, VITSCALE, 0x00) < 0)
2997 goto err;
2998 }
2999 }
3000
3001 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x38) < 0)
3002 goto err;
3003
3004 /* AUTO tracking MODE */
3005 if (STV090x_WRITE_DEMOD(state, SFRUP1, 0x80) < 0)
3006 goto err;
3007 /* AUTO tracking MODE */
3008 if (STV090x_WRITE_DEMOD(state, SFRLOW1, 0x80) < 0)
3009 goto err;
3010
3011 if ((state->internal->dev_ver >= 0x20) || (blind_tune == 1) ||
3012 (state->srate < 10000000)) {
3013 /* update initial carrier freq with the found freq offset */
3014 if (STV090x_WRITE_DEMOD(state, CFRINIT1, f_1) < 0)
3015 goto err;
3016 if (STV090x_WRITE_DEMOD(state, CFRINIT0, f_0) < 0)
3017 goto err;
3018 state->tuner_bw = stv090x_car_width(srate, state->rolloff) + 10000000;
3019
3020 if ((state->internal->dev_ver >= 0x20) || (blind_tune == 1)) {
3021
3022 if (state->algo != STV090x_WARM_SEARCH) {
3023
3024 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
3025 goto err;
3026
3027 if (state->config->tuner_set_bandwidth) {
3028 if (state->config->tuner_set_bandwidth(fe, state->tuner_bw) < 0)
3029 goto err_gateoff;
3030 }
3031
3032 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
3033 goto err;
3034
3035 }
3036 }
3037 if ((state->algo == STV090x_BLIND_SEARCH) || (state->srate < 10000000))
3038 msleep(50); /* blind search: wait 50ms for SR stabilization */
3039 else
3040 msleep(5);
3041
3042 stv090x_get_lock_tmg(state);
3043
3044 if (!(stv090x_get_dmdlock(state, (state->DemodTimeout / 2)))) {
3045 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0)
3046 goto err;
3047 if (STV090x_WRITE_DEMOD(state, CFRINIT1, f_1) < 0)
3048 goto err;
3049 if (STV090x_WRITE_DEMOD(state, CFRINIT0, f_0) < 0)
3050 goto err;
3051 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x18) < 0)
3052 goto err;
3053
3054 i = 0;
3055
3056 while ((!(stv090x_get_dmdlock(state, (state->DemodTimeout / 2)))) && (i <= 2)) {
3057
3058 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x1f) < 0)
3059 goto err;
3060 if (STV090x_WRITE_DEMOD(state, CFRINIT1, f_1) < 0)
3061 goto err;
3062 if (STV090x_WRITE_DEMOD(state, CFRINIT0, f_0) < 0)
3063 goto err;
3064 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x18) < 0)
3065 goto err;
3066 i++;
3067 }
3068 }
3069
3070 }
3071
3072 if (state->internal->dev_ver >= 0x20) {
3073 if (STV090x_WRITE_DEMOD(state, CARFREQ, 0x49) < 0)
3074 goto err;
3075 }
3076
3077 if ((state->delsys == STV090x_DVBS1) || (state->delsys == STV090x_DSS))
3078 stv090x_set_vit_thtracq(state);
3079
3080 return 0;
3081
3082 err_gateoff:
3083 stv090x_i2c_gate_ctrl(state, 0);
3084 err:
3085 dprintk(FE_ERROR, 1, "I/O error");
3086 return -1;
3087 }
3088
stv090x_get_feclock(struct stv090x_state * state,s32 timeout)3089 static int stv090x_get_feclock(struct stv090x_state *state, s32 timeout)
3090 {
3091 s32 timer = 0, lock = 0, stat;
3092 u32 reg;
3093
3094 while ((timer < timeout) && (!lock)) {
3095 reg = STV090x_READ_DEMOD(state, DMDSTATE);
3096 stat = STV090x_GETFIELD_Px(reg, HEADER_MODE_FIELD);
3097
3098 switch (stat) {
3099 case 0: /* searching */
3100 case 1: /* first PLH detected */
3101 default:
3102 lock = 0;
3103 break;
3104
3105 case 2: /* DVB-S2 mode */
3106 reg = STV090x_READ_DEMOD(state, PDELSTATUS1);
3107 lock = STV090x_GETFIELD_Px(reg, PKTDELIN_LOCK_FIELD);
3108 break;
3109
3110 case 3: /* DVB-S1/legacy mode */
3111 reg = STV090x_READ_DEMOD(state, VSTATUSVIT);
3112 lock = STV090x_GETFIELD_Px(reg, LOCKEDVIT_FIELD);
3113 break;
3114 }
3115 if (!lock) {
3116 msleep(10);
3117 timer += 10;
3118 }
3119 }
3120 return lock;
3121 }
3122
stv090x_get_lock(struct stv090x_state * state,s32 timeout_dmd,s32 timeout_fec)3123 static int stv090x_get_lock(struct stv090x_state *state, s32 timeout_dmd, s32 timeout_fec)
3124 {
3125 u32 reg;
3126 s32 timer = 0;
3127 int lock;
3128
3129 lock = stv090x_get_dmdlock(state, timeout_dmd);
3130 if (lock)
3131 lock = stv090x_get_feclock(state, timeout_fec);
3132
3133 if (lock) {
3134 lock = 0;
3135
3136 while ((timer < timeout_fec) && (!lock)) {
3137 reg = STV090x_READ_DEMOD(state, TSSTATUS);
3138 lock = STV090x_GETFIELD_Px(reg, TSFIFO_LINEOK_FIELD);
3139 msleep(1);
3140 timer++;
3141 }
3142 }
3143
3144 return lock;
3145 }
3146
stv090x_set_s2rolloff(struct stv090x_state * state)3147 static int stv090x_set_s2rolloff(struct stv090x_state *state)
3148 {
3149 u32 reg;
3150
3151 if (state->internal->dev_ver <= 0x20) {
3152 /* rolloff to auto mode if DVBS2 */
3153 reg = STV090x_READ_DEMOD(state, DEMOD);
3154 STV090x_SETFIELD_Px(reg, MANUAL_SXROLLOFF_FIELD, 0x00);
3155 if (STV090x_WRITE_DEMOD(state, DEMOD, reg) < 0)
3156 goto err;
3157 } else {
3158 /* DVB-S2 rolloff to auto mode if DVBS2 */
3159 reg = STV090x_READ_DEMOD(state, DEMOD);
3160 STV090x_SETFIELD_Px(reg, MANUAL_S2ROLLOFF_FIELD, 0x00);
3161 if (STV090x_WRITE_DEMOD(state, DEMOD, reg) < 0)
3162 goto err;
3163 }
3164 return 0;
3165 err:
3166 dprintk(FE_ERROR, 1, "I/O error");
3167 return -1;
3168 }
3169
3170
stv090x_algo(struct stv090x_state * state)3171 static enum stv090x_signal_state stv090x_algo(struct stv090x_state *state)
3172 {
3173 struct dvb_frontend *fe = &state->frontend;
3174 enum stv090x_signal_state signal_state = STV090x_NOCARRIER;
3175 u32 reg;
3176 s32 agc1_power, power_iq = 0, i;
3177 int lock = 0, low_sr = 0, no_signal = 0;
3178
3179 reg = STV090x_READ_DEMOD(state, TSCFGH);
3180 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 1); /* Stop path 1 stream merger */
3181 if (STV090x_WRITE_DEMOD(state, TSCFGH, reg) < 0)
3182 goto err;
3183
3184 if (STV090x_WRITE_DEMOD(state, DMDISTATE, 0x5c) < 0) /* Demod stop */
3185 goto err;
3186
3187 if (state->internal->dev_ver >= 0x20) {
3188 if (state->srate > 5000000) {
3189 if (STV090x_WRITE_DEMOD(state, CORRELABS, 0x9e) < 0)
3190 goto err;
3191 } else {
3192 if (STV090x_WRITE_DEMOD(state, CORRELABS, 0x82) < 0)
3193 goto err;
3194 }
3195 }
3196
3197 stv090x_get_lock_tmg(state);
3198
3199 if (state->algo == STV090x_BLIND_SEARCH) {
3200 state->tuner_bw = 2 * 36000000; /* wide bw for unknown srate */
3201 if (STV090x_WRITE_DEMOD(state, TMGCFG2, 0xc0) < 0) /* wider srate scan */
3202 goto err;
3203 if (STV090x_WRITE_DEMOD(state, CORRELMANT, 0x70) < 0)
3204 goto err;
3205 if (stv090x_set_srate(state, 1000000) < 0) /* initial srate = 1Msps */
3206 goto err;
3207 } else {
3208 /* known srate */
3209 if (STV090x_WRITE_DEMOD(state, DMDTOM, 0x20) < 0)
3210 goto err;
3211 if (STV090x_WRITE_DEMOD(state, TMGCFG, 0xd2) < 0)
3212 goto err;
3213
3214 if (state->srate < 2000000) {
3215 /* SR < 2MSPS */
3216 if (STV090x_WRITE_DEMOD(state, CORRELMANT, 0x63) < 0)
3217 goto err;
3218 } else {
3219 /* SR >= 2Msps */
3220 if (STV090x_WRITE_DEMOD(state, CORRELMANT, 0x70) < 0)
3221 goto err;
3222 }
3223
3224 if (STV090x_WRITE_DEMOD(state, AGC2REF, 0x38) < 0)
3225 goto err;
3226
3227 if (state->internal->dev_ver >= 0x20) {
3228 if (STV090x_WRITE_DEMOD(state, KREFTMG, 0x5a) < 0)
3229 goto err;
3230 if (state->algo == STV090x_COLD_SEARCH)
3231 state->tuner_bw = (15 * (stv090x_car_width(state->srate, state->rolloff) + 10000000)) / 10;
3232 else if (state->algo == STV090x_WARM_SEARCH)
3233 state->tuner_bw = stv090x_car_width(state->srate, state->rolloff) + 10000000;
3234 }
3235
3236 /* if cold start or warm (Symbolrate is known)
3237 * use a Narrow symbol rate scan range
3238 */
3239 if (STV090x_WRITE_DEMOD(state, TMGCFG2, 0xc1) < 0) /* narrow srate scan */
3240 goto err;
3241
3242 if (stv090x_set_srate(state, state->srate) < 0)
3243 goto err;
3244
3245 if (stv090x_set_max_srate(state, state->internal->mclk,
3246 state->srate) < 0)
3247 goto err;
3248 if (stv090x_set_min_srate(state, state->internal->mclk,
3249 state->srate) < 0)
3250 goto err;
3251
3252 if (state->srate >= 10000000)
3253 low_sr = 0;
3254 else
3255 low_sr = 1;
3256 }
3257
3258 /* Setup tuner */
3259 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
3260 goto err;
3261
3262 if (state->config->tuner_set_bbgain) {
3263 reg = state->config->tuner_bbgain;
3264 if (reg == 0)
3265 reg = 10; /* default: 10dB */
3266 if (state->config->tuner_set_bbgain(fe, reg) < 0)
3267 goto err_gateoff;
3268 }
3269
3270 if (state->config->tuner_set_frequency) {
3271 if (state->config->tuner_set_frequency(fe, state->frequency) < 0)
3272 goto err_gateoff;
3273 }
3274
3275 if (state->config->tuner_set_bandwidth) {
3276 if (state->config->tuner_set_bandwidth(fe, state->tuner_bw) < 0)
3277 goto err_gateoff;
3278 }
3279
3280 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
3281 goto err;
3282
3283 msleep(50);
3284
3285 if (state->config->tuner_get_status) {
3286 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
3287 goto err;
3288 if (state->config->tuner_get_status(fe, ®) < 0)
3289 goto err_gateoff;
3290 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
3291 goto err;
3292
3293 if (reg)
3294 dprintk(FE_DEBUG, 1, "Tuner phase locked");
3295 else {
3296 dprintk(FE_DEBUG, 1, "Tuner unlocked");
3297 return STV090x_NOCARRIER;
3298 }
3299 }
3300
3301 msleep(10);
3302 agc1_power = MAKEWORD16(STV090x_READ_DEMOD(state, AGCIQIN1),
3303 STV090x_READ_DEMOD(state, AGCIQIN0));
3304
3305 if (agc1_power == 0) {
3306 /* If AGC1 integrator value is 0
3307 * then read POWERI, POWERQ
3308 */
3309 for (i = 0; i < 5; i++) {
3310 power_iq += (STV090x_READ_DEMOD(state, POWERI) +
3311 STV090x_READ_DEMOD(state, POWERQ)) >> 1;
3312 }
3313 power_iq /= 5;
3314 }
3315
3316 if ((agc1_power == 0) && (power_iq < STV090x_IQPOWER_THRESHOLD)) {
3317 dprintk(FE_ERROR, 1, "No Signal: POWER_IQ=0x%02x", power_iq);
3318 lock = 0;
3319 signal_state = STV090x_NOAGC1;
3320 } else {
3321 reg = STV090x_READ_DEMOD(state, DEMOD);
3322 STV090x_SETFIELD_Px(reg, SPECINV_CONTROL_FIELD, state->inversion);
3323
3324 if (state->internal->dev_ver <= 0x20) {
3325 /* rolloff to auto mode if DVBS2 */
3326 STV090x_SETFIELD_Px(reg, MANUAL_SXROLLOFF_FIELD, 1);
3327 } else {
3328 /* DVB-S2 rolloff to auto mode if DVBS2 */
3329 STV090x_SETFIELD_Px(reg, MANUAL_S2ROLLOFF_FIELD, 1);
3330 }
3331 if (STV090x_WRITE_DEMOD(state, DEMOD, reg) < 0)
3332 goto err;
3333
3334 if (stv090x_delivery_search(state) < 0)
3335 goto err;
3336
3337 if (state->algo != STV090x_BLIND_SEARCH) {
3338 if (stv090x_start_search(state) < 0)
3339 goto err;
3340 }
3341 }
3342
3343 if (signal_state == STV090x_NOAGC1)
3344 return signal_state;
3345
3346 if (state->algo == STV090x_BLIND_SEARCH)
3347 lock = stv090x_blind_search(state);
3348
3349 else if (state->algo == STV090x_COLD_SEARCH)
3350 lock = stv090x_get_coldlock(state, state->DemodTimeout);
3351
3352 else if (state->algo == STV090x_WARM_SEARCH)
3353 lock = stv090x_get_dmdlock(state, state->DemodTimeout);
3354
3355 if ((!lock) && (state->algo == STV090x_COLD_SEARCH)) {
3356 if (!low_sr) {
3357 if (stv090x_chk_tmg(state))
3358 lock = stv090x_sw_algo(state);
3359 }
3360 }
3361
3362 if (lock)
3363 signal_state = stv090x_get_sig_params(state);
3364
3365 if ((lock) && (signal_state == STV090x_RANGEOK)) { /* signal within Range */
3366 stv090x_optimize_track(state);
3367
3368 if (state->internal->dev_ver >= 0x20) {
3369 /* >= Cut 2.0 :release TS reset after
3370 * demod lock and optimized Tracking
3371 */
3372 reg = STV090x_READ_DEMOD(state, TSCFGH);
3373 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 0); /* release merger reset */
3374 if (STV090x_WRITE_DEMOD(state, TSCFGH, reg) < 0)
3375 goto err;
3376
3377 msleep(3);
3378
3379 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 1); /* merger reset */
3380 if (STV090x_WRITE_DEMOD(state, TSCFGH, reg) < 0)
3381 goto err;
3382
3383 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 0); /* release merger reset */
3384 if (STV090x_WRITE_DEMOD(state, TSCFGH, reg) < 0)
3385 goto err;
3386 }
3387
3388 lock = stv090x_get_lock(state, state->FecTimeout,
3389 state->FecTimeout);
3390 if (lock) {
3391 if (state->delsys == STV090x_DVBS2) {
3392 stv090x_set_s2rolloff(state);
3393
3394 reg = STV090x_READ_DEMOD(state, PDELCTRL2);
3395 STV090x_SETFIELD_Px(reg, RESET_UPKO_COUNT, 1);
3396 if (STV090x_WRITE_DEMOD(state, PDELCTRL2, reg) < 0)
3397 goto err;
3398 /* Reset DVBS2 packet delinator error counter */
3399 reg = STV090x_READ_DEMOD(state, PDELCTRL2);
3400 STV090x_SETFIELD_Px(reg, RESET_UPKO_COUNT, 0);
3401 if (STV090x_WRITE_DEMOD(state, PDELCTRL2, reg) < 0)
3402 goto err;
3403
3404 if (STV090x_WRITE_DEMOD(state, ERRCTRL1, 0x67) < 0) /* PER */
3405 goto err;
3406 } else {
3407 if (STV090x_WRITE_DEMOD(state, ERRCTRL1, 0x75) < 0)
3408 goto err;
3409 }
3410 /* Reset the Total packet counter */
3411 if (STV090x_WRITE_DEMOD(state, FBERCPT4, 0x00) < 0)
3412 goto err;
3413 /* Reset the packet Error counter2 */
3414 if (STV090x_WRITE_DEMOD(state, ERRCTRL2, 0xc1) < 0)
3415 goto err;
3416 } else {
3417 signal_state = STV090x_NODATA;
3418 no_signal = stv090x_chk_signal(state);
3419 }
3420 }
3421 return signal_state;
3422
3423 err_gateoff:
3424 stv090x_i2c_gate_ctrl(state, 0);
3425 err:
3426 dprintk(FE_ERROR, 1, "I/O error");
3427 return -1;
3428 }
3429
stv090x_search(struct dvb_frontend * fe)3430 static enum dvbfe_search stv090x_search(struct dvb_frontend *fe)
3431 {
3432 struct stv090x_state *state = fe->demodulator_priv;
3433 struct dtv_frontend_properties *props = &fe->dtv_property_cache;
3434
3435 if (props->frequency == 0)
3436 return DVBFE_ALGO_SEARCH_INVALID;
3437
3438 state->delsys = props->delivery_system;
3439 state->frequency = props->frequency;
3440 state->srate = props->symbol_rate;
3441 state->search_mode = STV090x_SEARCH_AUTO;
3442 state->algo = STV090x_COLD_SEARCH;
3443 state->fec = STV090x_PRERR;
3444 if (state->srate > 10000000) {
3445 dprintk(FE_DEBUG, 1, "Search range: 10 MHz");
3446 state->search_range = 10000000;
3447 } else {
3448 dprintk(FE_DEBUG, 1, "Search range: 5 MHz");
3449 state->search_range = 5000000;
3450 }
3451
3452 if (stv090x_algo(state) == STV090x_RANGEOK) {
3453 dprintk(FE_DEBUG, 1, "Search success!");
3454 return DVBFE_ALGO_SEARCH_SUCCESS;
3455 } else {
3456 dprintk(FE_DEBUG, 1, "Search failed!");
3457 return DVBFE_ALGO_SEARCH_FAILED;
3458 }
3459
3460 return DVBFE_ALGO_SEARCH_ERROR;
3461 }
3462
stv090x_read_status(struct dvb_frontend * fe,enum fe_status * status)3463 static int stv090x_read_status(struct dvb_frontend *fe, enum fe_status *status)
3464 {
3465 struct stv090x_state *state = fe->demodulator_priv;
3466 u32 reg, dstatus;
3467 u8 search_state;
3468
3469 *status = 0;
3470
3471 dstatus = STV090x_READ_DEMOD(state, DSTATUS);
3472 if (STV090x_GETFIELD_Px(dstatus, CAR_LOCK_FIELD))
3473 *status |= FE_HAS_SIGNAL | FE_HAS_CARRIER;
3474
3475 reg = STV090x_READ_DEMOD(state, DMDSTATE);
3476 search_state = STV090x_GETFIELD_Px(reg, HEADER_MODE_FIELD);
3477
3478 switch (search_state) {
3479 case 0: /* searching */
3480 case 1: /* first PLH detected */
3481 default:
3482 dprintk(FE_DEBUG, 1, "Status: Unlocked (Searching ..)");
3483 break;
3484
3485 case 2: /* DVB-S2 mode */
3486 dprintk(FE_DEBUG, 1, "Delivery system: DVB-S2");
3487 if (STV090x_GETFIELD_Px(dstatus, LOCK_DEFINITIF_FIELD)) {
3488 reg = STV090x_READ_DEMOD(state, PDELSTATUS1);
3489 if (STV090x_GETFIELD_Px(reg, PKTDELIN_LOCK_FIELD)) {
3490 *status |= FE_HAS_VITERBI;
3491 reg = STV090x_READ_DEMOD(state, TSSTATUS);
3492 if (STV090x_GETFIELD_Px(reg, TSFIFO_LINEOK_FIELD))
3493 *status |= FE_HAS_SYNC | FE_HAS_LOCK;
3494 }
3495 }
3496 break;
3497
3498 case 3: /* DVB-S1/legacy mode */
3499 dprintk(FE_DEBUG, 1, "Delivery system: DVB-S");
3500 if (STV090x_GETFIELD_Px(dstatus, LOCK_DEFINITIF_FIELD)) {
3501 reg = STV090x_READ_DEMOD(state, VSTATUSVIT);
3502 if (STV090x_GETFIELD_Px(reg, LOCKEDVIT_FIELD)) {
3503 *status |= FE_HAS_VITERBI;
3504 reg = STV090x_READ_DEMOD(state, TSSTATUS);
3505 if (STV090x_GETFIELD_Px(reg, TSFIFO_LINEOK_FIELD))
3506 *status |= FE_HAS_SYNC | FE_HAS_LOCK;
3507 }
3508 }
3509 break;
3510 }
3511
3512 return 0;
3513 }
3514
stv090x_read_per(struct dvb_frontend * fe,u32 * per)3515 static int stv090x_read_per(struct dvb_frontend *fe, u32 *per)
3516 {
3517 struct stv090x_state *state = fe->demodulator_priv;
3518
3519 s32 count_4, count_3, count_2, count_1, count_0, count;
3520 u32 reg, h, m, l;
3521 enum fe_status status;
3522
3523 stv090x_read_status(fe, &status);
3524 if (!(status & FE_HAS_LOCK)) {
3525 *per = 1 << 23; /* Max PER */
3526 } else {
3527 /* Counter 2 */
3528 reg = STV090x_READ_DEMOD(state, ERRCNT22);
3529 h = STV090x_GETFIELD_Px(reg, ERR_CNT2_FIELD);
3530
3531 reg = STV090x_READ_DEMOD(state, ERRCNT21);
3532 m = STV090x_GETFIELD_Px(reg, ERR_CNT21_FIELD);
3533
3534 reg = STV090x_READ_DEMOD(state, ERRCNT20);
3535 l = STV090x_GETFIELD_Px(reg, ERR_CNT20_FIELD);
3536
3537 *per = ((h << 16) | (m << 8) | l);
3538
3539 count_4 = STV090x_READ_DEMOD(state, FBERCPT4);
3540 count_3 = STV090x_READ_DEMOD(state, FBERCPT3);
3541 count_2 = STV090x_READ_DEMOD(state, FBERCPT2);
3542 count_1 = STV090x_READ_DEMOD(state, FBERCPT1);
3543 count_0 = STV090x_READ_DEMOD(state, FBERCPT0);
3544
3545 if ((!count_4) && (!count_3)) {
3546 count = (count_2 & 0xff) << 16;
3547 count |= (count_1 & 0xff) << 8;
3548 count |= count_0 & 0xff;
3549 } else {
3550 count = 1 << 24;
3551 }
3552 if (count == 0)
3553 *per = 1;
3554 }
3555 if (STV090x_WRITE_DEMOD(state, FBERCPT4, 0) < 0)
3556 goto err;
3557 if (STV090x_WRITE_DEMOD(state, ERRCTRL2, 0xc1) < 0)
3558 goto err;
3559
3560 return 0;
3561 err:
3562 dprintk(FE_ERROR, 1, "I/O error");
3563 return -1;
3564 }
3565
stv090x_table_lookup(const struct stv090x_tab * tab,int max,int val)3566 static int stv090x_table_lookup(const struct stv090x_tab *tab, int max, int val)
3567 {
3568 int res = 0;
3569 int min = 0, med;
3570
3571 if ((val >= tab[min].read && val < tab[max].read) ||
3572 (val >= tab[max].read && val < tab[min].read)) {
3573 while ((max - min) > 1) {
3574 med = (max + min) / 2;
3575 if ((val >= tab[min].read && val < tab[med].read) ||
3576 (val >= tab[med].read && val < tab[min].read))
3577 max = med;
3578 else
3579 min = med;
3580 }
3581 res = ((val - tab[min].read) *
3582 (tab[max].real - tab[min].real) /
3583 (tab[max].read - tab[min].read)) +
3584 tab[min].real;
3585 } else {
3586 if (tab[min].read < tab[max].read) {
3587 if (val < tab[min].read)
3588 res = tab[min].real;
3589 else if (val >= tab[max].read)
3590 res = tab[max].real;
3591 } else {
3592 if (val >= tab[min].read)
3593 res = tab[min].real;
3594 else if (val < tab[max].read)
3595 res = tab[max].real;
3596 }
3597 }
3598
3599 return res;
3600 }
3601
stv090x_read_signal_strength(struct dvb_frontend * fe,u16 * strength)3602 static int stv090x_read_signal_strength(struct dvb_frontend *fe, u16 *strength)
3603 {
3604 struct stv090x_state *state = fe->demodulator_priv;
3605 u32 reg;
3606 s32 agc_0, agc_1, agc;
3607 s32 str;
3608
3609 reg = STV090x_READ_DEMOD(state, AGCIQIN1);
3610 agc_1 = STV090x_GETFIELD_Px(reg, AGCIQ_VALUE_FIELD);
3611 reg = STV090x_READ_DEMOD(state, AGCIQIN0);
3612 agc_0 = STV090x_GETFIELD_Px(reg, AGCIQ_VALUE_FIELD);
3613 agc = MAKEWORD16(agc_1, agc_0);
3614
3615 str = stv090x_table_lookup(stv090x_rf_tab,
3616 ARRAY_SIZE(stv090x_rf_tab) - 1, agc);
3617 if (agc > stv090x_rf_tab[0].read)
3618 str = 0;
3619 else if (agc < stv090x_rf_tab[ARRAY_SIZE(stv090x_rf_tab) - 1].read)
3620 str = -100;
3621 *strength = (str + 100) * 0xFFFF / 100;
3622
3623 return 0;
3624 }
3625
stv090x_read_cnr(struct dvb_frontend * fe,u16 * cnr)3626 static int stv090x_read_cnr(struct dvb_frontend *fe, u16 *cnr)
3627 {
3628 struct stv090x_state *state = fe->demodulator_priv;
3629 u32 reg_0, reg_1, reg, i;
3630 s32 val_0, val_1, val = 0;
3631 u8 lock_f;
3632 s32 div;
3633 u32 last;
3634
3635 switch (state->delsys) {
3636 case STV090x_DVBS2:
3637 reg = STV090x_READ_DEMOD(state, DSTATUS);
3638 lock_f = STV090x_GETFIELD_Px(reg, LOCK_DEFINITIF_FIELD);
3639 if (lock_f) {
3640 msleep(5);
3641 for (i = 0; i < 16; i++) {
3642 reg_1 = STV090x_READ_DEMOD(state, NNOSPLHT1);
3643 val_1 = STV090x_GETFIELD_Px(reg_1, NOSPLHT_NORMED_FIELD);
3644 reg_0 = STV090x_READ_DEMOD(state, NNOSPLHT0);
3645 val_0 = STV090x_GETFIELD_Px(reg_0, NOSPLHT_NORMED_FIELD);
3646 val += MAKEWORD16(val_1, val_0);
3647 msleep(1);
3648 }
3649 val /= 16;
3650 last = ARRAY_SIZE(stv090x_s2cn_tab) - 1;
3651 div = stv090x_s2cn_tab[0].read -
3652 stv090x_s2cn_tab[last].read;
3653 *cnr = 0xFFFF - ((val * 0xFFFF) / div);
3654 }
3655 break;
3656
3657 case STV090x_DVBS1:
3658 case STV090x_DSS:
3659 reg = STV090x_READ_DEMOD(state, DSTATUS);
3660 lock_f = STV090x_GETFIELD_Px(reg, LOCK_DEFINITIF_FIELD);
3661 if (lock_f) {
3662 msleep(5);
3663 for (i = 0; i < 16; i++) {
3664 reg_1 = STV090x_READ_DEMOD(state, NOSDATAT1);
3665 val_1 = STV090x_GETFIELD_Px(reg_1, NOSDATAT_UNNORMED_FIELD);
3666 reg_0 = STV090x_READ_DEMOD(state, NOSDATAT0);
3667 val_0 = STV090x_GETFIELD_Px(reg_0, NOSDATAT_UNNORMED_FIELD);
3668 val += MAKEWORD16(val_1, val_0);
3669 msleep(1);
3670 }
3671 val /= 16;
3672 last = ARRAY_SIZE(stv090x_s1cn_tab) - 1;
3673 div = stv090x_s1cn_tab[0].read -
3674 stv090x_s1cn_tab[last].read;
3675 *cnr = 0xFFFF - ((val * 0xFFFF) / div);
3676 }
3677 break;
3678 default:
3679 break;
3680 }
3681
3682 return 0;
3683 }
3684
stv090x_set_tone(struct dvb_frontend * fe,fe_sec_tone_mode_t tone)3685 static int stv090x_set_tone(struct dvb_frontend *fe, fe_sec_tone_mode_t tone)
3686 {
3687 struct stv090x_state *state = fe->demodulator_priv;
3688 u32 reg;
3689
3690 reg = STV090x_READ_DEMOD(state, DISTXCTL);
3691 switch (tone) {
3692 case SEC_TONE_ON:
3693 STV090x_SETFIELD_Px(reg, DISTX_MODE_FIELD, 0);
3694 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 1);
3695 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3696 goto err;
3697 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 0);
3698 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3699 goto err;
3700 break;
3701
3702 case SEC_TONE_OFF:
3703 STV090x_SETFIELD_Px(reg, DISTX_MODE_FIELD, 0);
3704 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 1);
3705 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3706 goto err;
3707 break;
3708 default:
3709 return -EINVAL;
3710 }
3711
3712 return 0;
3713 err:
3714 dprintk(FE_ERROR, 1, "I/O error");
3715 return -1;
3716 }
3717
3718
stv090x_frontend_algo(struct dvb_frontend * fe)3719 static enum dvbfe_algo stv090x_frontend_algo(struct dvb_frontend *fe)
3720 {
3721 return DVBFE_ALGO_CUSTOM;
3722 }
3723
stv090x_send_diseqc_msg(struct dvb_frontend * fe,struct dvb_diseqc_master_cmd * cmd)3724 static int stv090x_send_diseqc_msg(struct dvb_frontend *fe, struct dvb_diseqc_master_cmd *cmd)
3725 {
3726 struct stv090x_state *state = fe->demodulator_priv;
3727 u32 reg, idle = 0, fifo_full = 1;
3728 int i;
3729
3730 reg = STV090x_READ_DEMOD(state, DISTXCTL);
3731
3732 STV090x_SETFIELD_Px(reg, DISTX_MODE_FIELD,
3733 (state->config->diseqc_envelope_mode) ? 4 : 2);
3734 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 1);
3735 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3736 goto err;
3737 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 0);
3738 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3739 goto err;
3740
3741 STV090x_SETFIELD_Px(reg, DIS_PRECHARGE_FIELD, 1);
3742 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3743 goto err;
3744
3745 for (i = 0; i < cmd->msg_len; i++) {
3746
3747 while (fifo_full) {
3748 reg = STV090x_READ_DEMOD(state, DISTXSTATUS);
3749 fifo_full = STV090x_GETFIELD_Px(reg, FIFO_FULL_FIELD);
3750 }
3751
3752 if (STV090x_WRITE_DEMOD(state, DISTXDATA, cmd->msg[i]) < 0)
3753 goto err;
3754 }
3755 reg = STV090x_READ_DEMOD(state, DISTXCTL);
3756 STV090x_SETFIELD_Px(reg, DIS_PRECHARGE_FIELD, 0);
3757 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3758 goto err;
3759
3760 i = 0;
3761
3762 while ((!idle) && (i < 10)) {
3763 reg = STV090x_READ_DEMOD(state, DISTXSTATUS);
3764 idle = STV090x_GETFIELD_Px(reg, TX_IDLE_FIELD);
3765 msleep(10);
3766 i++;
3767 }
3768
3769 return 0;
3770 err:
3771 dprintk(FE_ERROR, 1, "I/O error");
3772 return -1;
3773 }
3774
stv090x_send_diseqc_burst(struct dvb_frontend * fe,fe_sec_mini_cmd_t burst)3775 static int stv090x_send_diseqc_burst(struct dvb_frontend *fe, fe_sec_mini_cmd_t burst)
3776 {
3777 struct stv090x_state *state = fe->demodulator_priv;
3778 u32 reg, idle = 0, fifo_full = 1;
3779 u8 mode, value;
3780 int i;
3781
3782 reg = STV090x_READ_DEMOD(state, DISTXCTL);
3783
3784 if (burst == SEC_MINI_A) {
3785 mode = (state->config->diseqc_envelope_mode) ? 5 : 3;
3786 value = 0x00;
3787 } else {
3788 mode = (state->config->diseqc_envelope_mode) ? 4 : 2;
3789 value = 0xFF;
3790 }
3791
3792 STV090x_SETFIELD_Px(reg, DISTX_MODE_FIELD, mode);
3793 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 1);
3794 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3795 goto err;
3796 STV090x_SETFIELD_Px(reg, DISEQC_RESET_FIELD, 0);
3797 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3798 goto err;
3799
3800 STV090x_SETFIELD_Px(reg, DIS_PRECHARGE_FIELD, 1);
3801 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3802 goto err;
3803
3804 while (fifo_full) {
3805 reg = STV090x_READ_DEMOD(state, DISTXSTATUS);
3806 fifo_full = STV090x_GETFIELD_Px(reg, FIFO_FULL_FIELD);
3807 }
3808
3809 if (STV090x_WRITE_DEMOD(state, DISTXDATA, value) < 0)
3810 goto err;
3811
3812 reg = STV090x_READ_DEMOD(state, DISTXCTL);
3813 STV090x_SETFIELD_Px(reg, DIS_PRECHARGE_FIELD, 0);
3814 if (STV090x_WRITE_DEMOD(state, DISTXCTL, reg) < 0)
3815 goto err;
3816
3817 i = 0;
3818
3819 while ((!idle) && (i < 10)) {
3820 reg = STV090x_READ_DEMOD(state, DISTXSTATUS);
3821 idle = STV090x_GETFIELD_Px(reg, TX_IDLE_FIELD);
3822 msleep(10);
3823 i++;
3824 }
3825
3826 return 0;
3827 err:
3828 dprintk(FE_ERROR, 1, "I/O error");
3829 return -1;
3830 }
3831
stv090x_recv_slave_reply(struct dvb_frontend * fe,struct dvb_diseqc_slave_reply * reply)3832 static int stv090x_recv_slave_reply(struct dvb_frontend *fe, struct dvb_diseqc_slave_reply *reply)
3833 {
3834 struct stv090x_state *state = fe->demodulator_priv;
3835 u32 reg = 0, i = 0, rx_end = 0;
3836
3837 while ((rx_end != 1) && (i < 10)) {
3838 msleep(10);
3839 i++;
3840 reg = STV090x_READ_DEMOD(state, DISRX_ST0);
3841 rx_end = STV090x_GETFIELD_Px(reg, RX_END_FIELD);
3842 }
3843
3844 if (rx_end) {
3845 reply->msg_len = STV090x_GETFIELD_Px(reg, FIFO_BYTENBR_FIELD);
3846 for (i = 0; i < reply->msg_len; i++)
3847 reply->msg[i] = STV090x_READ_DEMOD(state, DISRXDATA);
3848 }
3849
3850 return 0;
3851 }
3852
stv090x_sleep(struct dvb_frontend * fe)3853 static int stv090x_sleep(struct dvb_frontend *fe)
3854 {
3855 struct stv090x_state *state = fe->demodulator_priv;
3856 u32 reg;
3857 u8 full_standby = 0;
3858
3859 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
3860 goto err;
3861
3862 if (state->config->tuner_sleep) {
3863 if (state->config->tuner_sleep(fe) < 0)
3864 goto err_gateoff;
3865 }
3866
3867 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
3868 goto err;
3869
3870 dprintk(FE_DEBUG, 1, "Set %s(%d) to sleep",
3871 state->device == STV0900 ? "STV0900" : "STV0903",
3872 state->demod);
3873
3874 mutex_lock(&state->internal->demod_lock);
3875
3876 switch (state->demod) {
3877 case STV090x_DEMODULATOR_0:
3878 /* power off ADC 1 */
3879 reg = stv090x_read_reg(state, STV090x_TSTTNR1);
3880 STV090x_SETFIELD(reg, ADC1_PON_FIELD, 0);
3881 if (stv090x_write_reg(state, STV090x_TSTTNR1, reg) < 0)
3882 goto err;
3883 /* power off DiSEqC 1 */
3884 reg = stv090x_read_reg(state, STV090x_TSTTNR2);
3885 STV090x_SETFIELD(reg, DISEQC1_PON_FIELD, 0);
3886 if (stv090x_write_reg(state, STV090x_TSTTNR2, reg) < 0)
3887 goto err;
3888
3889 /* check whether path 2 is already sleeping, that is when
3890 ADC2 is off */
3891 reg = stv090x_read_reg(state, STV090x_TSTTNR3);
3892 if (STV090x_GETFIELD(reg, ADC2_PON_FIELD) == 0)
3893 full_standby = 1;
3894
3895 /* stop clocks */
3896 reg = stv090x_read_reg(state, STV090x_STOPCLK1);
3897 /* packet delineator 1 clock */
3898 STV090x_SETFIELD(reg, STOP_CLKPKDT1_FIELD, 1);
3899 /* ADC 1 clock */
3900 STV090x_SETFIELD(reg, STOP_CLKADCI1_FIELD, 1);
3901 /* FEC clock is shared between the two paths, only stop it
3902 when full standby is possible */
3903 if (full_standby)
3904 STV090x_SETFIELD(reg, STOP_CLKFEC_FIELD, 1);
3905 if (stv090x_write_reg(state, STV090x_STOPCLK1, reg) < 0)
3906 goto err;
3907 reg = stv090x_read_reg(state, STV090x_STOPCLK2);
3908 /* sampling 1 clock */
3909 STV090x_SETFIELD(reg, STOP_CLKSAMP1_FIELD, 1);
3910 /* viterbi 1 clock */
3911 STV090x_SETFIELD(reg, STOP_CLKVIT1_FIELD, 1);
3912 /* TS clock is shared between the two paths, only stop it
3913 when full standby is possible */
3914 if (full_standby)
3915 STV090x_SETFIELD(reg, STOP_CLKTS_FIELD, 1);
3916 if (stv090x_write_reg(state, STV090x_STOPCLK2, reg) < 0)
3917 goto err;
3918 break;
3919
3920 case STV090x_DEMODULATOR_1:
3921 /* power off ADC 2 */
3922 reg = stv090x_read_reg(state, STV090x_TSTTNR3);
3923 STV090x_SETFIELD(reg, ADC2_PON_FIELD, 0);
3924 if (stv090x_write_reg(state, STV090x_TSTTNR3, reg) < 0)
3925 goto err;
3926 /* power off DiSEqC 2 */
3927 reg = stv090x_read_reg(state, STV090x_TSTTNR4);
3928 STV090x_SETFIELD(reg, DISEQC2_PON_FIELD, 0);
3929 if (stv090x_write_reg(state, STV090x_TSTTNR4, reg) < 0)
3930 goto err;
3931
3932 /* check whether path 1 is already sleeping, that is when
3933 ADC1 is off */
3934 reg = stv090x_read_reg(state, STV090x_TSTTNR1);
3935 if (STV090x_GETFIELD(reg, ADC1_PON_FIELD) == 0)
3936 full_standby = 1;
3937
3938 /* stop clocks */
3939 reg = stv090x_read_reg(state, STV090x_STOPCLK1);
3940 /* packet delineator 2 clock */
3941 STV090x_SETFIELD(reg, STOP_CLKPKDT2_FIELD, 1);
3942 /* ADC 2 clock */
3943 STV090x_SETFIELD(reg, STOP_CLKADCI2_FIELD, 1);
3944 /* FEC clock is shared between the two paths, only stop it
3945 when full standby is possible */
3946 if (full_standby)
3947 STV090x_SETFIELD(reg, STOP_CLKFEC_FIELD, 1);
3948 if (stv090x_write_reg(state, STV090x_STOPCLK1, reg) < 0)
3949 goto err;
3950 reg = stv090x_read_reg(state, STV090x_STOPCLK2);
3951 /* sampling 2 clock */
3952 STV090x_SETFIELD(reg, STOP_CLKSAMP2_FIELD, 1);
3953 /* viterbi 2 clock */
3954 STV090x_SETFIELD(reg, STOP_CLKVIT2_FIELD, 1);
3955 /* TS clock is shared between the two paths, only stop it
3956 when full standby is possible */
3957 if (full_standby)
3958 STV090x_SETFIELD(reg, STOP_CLKTS_FIELD, 1);
3959 if (stv090x_write_reg(state, STV090x_STOPCLK2, reg) < 0)
3960 goto err;
3961 break;
3962
3963 default:
3964 dprintk(FE_ERROR, 1, "Wrong demodulator!");
3965 break;
3966 }
3967
3968 if (full_standby) {
3969 /* general power off */
3970 reg = stv090x_read_reg(state, STV090x_SYNTCTRL);
3971 STV090x_SETFIELD(reg, STANDBY_FIELD, 0x01);
3972 if (stv090x_write_reg(state, STV090x_SYNTCTRL, reg) < 0)
3973 goto err;
3974 }
3975
3976 mutex_unlock(&state->internal->demod_lock);
3977 return 0;
3978
3979 err_gateoff:
3980 stv090x_i2c_gate_ctrl(state, 0);
3981 err:
3982 mutex_unlock(&state->internal->demod_lock);
3983 dprintk(FE_ERROR, 1, "I/O error");
3984 return -1;
3985 }
3986
stv090x_wakeup(struct dvb_frontend * fe)3987 static int stv090x_wakeup(struct dvb_frontend *fe)
3988 {
3989 struct stv090x_state *state = fe->demodulator_priv;
3990 u32 reg;
3991
3992 dprintk(FE_DEBUG, 1, "Wake %s(%d) from standby",
3993 state->device == STV0900 ? "STV0900" : "STV0903",
3994 state->demod);
3995
3996 mutex_lock(&state->internal->demod_lock);
3997
3998 /* general power on */
3999 reg = stv090x_read_reg(state, STV090x_SYNTCTRL);
4000 STV090x_SETFIELD(reg, STANDBY_FIELD, 0x00);
4001 if (stv090x_write_reg(state, STV090x_SYNTCTRL, reg) < 0)
4002 goto err;
4003
4004 switch (state->demod) {
4005 case STV090x_DEMODULATOR_0:
4006 /* power on ADC 1 */
4007 reg = stv090x_read_reg(state, STV090x_TSTTNR1);
4008 STV090x_SETFIELD(reg, ADC1_PON_FIELD, 1);
4009 if (stv090x_write_reg(state, STV090x_TSTTNR1, reg) < 0)
4010 goto err;
4011 /* power on DiSEqC 1 */
4012 reg = stv090x_read_reg(state, STV090x_TSTTNR2);
4013 STV090x_SETFIELD(reg, DISEQC1_PON_FIELD, 1);
4014 if (stv090x_write_reg(state, STV090x_TSTTNR2, reg) < 0)
4015 goto err;
4016
4017 /* activate clocks */
4018 reg = stv090x_read_reg(state, STV090x_STOPCLK1);
4019 /* packet delineator 1 clock */
4020 STV090x_SETFIELD(reg, STOP_CLKPKDT1_FIELD, 0);
4021 /* ADC 1 clock */
4022 STV090x_SETFIELD(reg, STOP_CLKADCI1_FIELD, 0);
4023 /* FEC clock */
4024 STV090x_SETFIELD(reg, STOP_CLKFEC_FIELD, 0);
4025 if (stv090x_write_reg(state, STV090x_STOPCLK1, reg) < 0)
4026 goto err;
4027 reg = stv090x_read_reg(state, STV090x_STOPCLK2);
4028 /* sampling 1 clock */
4029 STV090x_SETFIELD(reg, STOP_CLKSAMP1_FIELD, 0);
4030 /* viterbi 1 clock */
4031 STV090x_SETFIELD(reg, STOP_CLKVIT1_FIELD, 0);
4032 /* TS clock */
4033 STV090x_SETFIELD(reg, STOP_CLKTS_FIELD, 0);
4034 if (stv090x_write_reg(state, STV090x_STOPCLK2, reg) < 0)
4035 goto err;
4036 break;
4037
4038 case STV090x_DEMODULATOR_1:
4039 /* power on ADC 2 */
4040 reg = stv090x_read_reg(state, STV090x_TSTTNR3);
4041 STV090x_SETFIELD(reg, ADC2_PON_FIELD, 1);
4042 if (stv090x_write_reg(state, STV090x_TSTTNR3, reg) < 0)
4043 goto err;
4044 /* power on DiSEqC 2 */
4045 reg = stv090x_read_reg(state, STV090x_TSTTNR4);
4046 STV090x_SETFIELD(reg, DISEQC2_PON_FIELD, 1);
4047 if (stv090x_write_reg(state, STV090x_TSTTNR4, reg) < 0)
4048 goto err;
4049
4050 /* activate clocks */
4051 reg = stv090x_read_reg(state, STV090x_STOPCLK1);
4052 /* packet delineator 2 clock */
4053 STV090x_SETFIELD(reg, STOP_CLKPKDT2_FIELD, 0);
4054 /* ADC 2 clock */
4055 STV090x_SETFIELD(reg, STOP_CLKADCI2_FIELD, 0);
4056 /* FEC clock */
4057 STV090x_SETFIELD(reg, STOP_CLKFEC_FIELD, 0);
4058 if (stv090x_write_reg(state, STV090x_STOPCLK1, reg) < 0)
4059 goto err;
4060 reg = stv090x_read_reg(state, STV090x_STOPCLK2);
4061 /* sampling 2 clock */
4062 STV090x_SETFIELD(reg, STOP_CLKSAMP2_FIELD, 0);
4063 /* viterbi 2 clock */
4064 STV090x_SETFIELD(reg, STOP_CLKVIT2_FIELD, 0);
4065 /* TS clock */
4066 STV090x_SETFIELD(reg, STOP_CLKTS_FIELD, 0);
4067 if (stv090x_write_reg(state, STV090x_STOPCLK2, reg) < 0)
4068 goto err;
4069 break;
4070
4071 default:
4072 dprintk(FE_ERROR, 1, "Wrong demodulator!");
4073 break;
4074 }
4075
4076 mutex_unlock(&state->internal->demod_lock);
4077 return 0;
4078 err:
4079 mutex_unlock(&state->internal->demod_lock);
4080 dprintk(FE_ERROR, 1, "I/O error");
4081 return -1;
4082 }
4083
stv090x_release(struct dvb_frontend * fe)4084 static void stv090x_release(struct dvb_frontend *fe)
4085 {
4086 struct stv090x_state *state = fe->demodulator_priv;
4087
4088 state->internal->num_used--;
4089 if (state->internal->num_used <= 0) {
4090
4091 dprintk(FE_ERROR, 1, "Actually removing");
4092
4093 remove_dev(state->internal);
4094 kfree(state->internal);
4095 }
4096
4097 kfree(state);
4098 }
4099
stv090x_ldpc_mode(struct stv090x_state * state,enum stv090x_mode ldpc_mode)4100 static int stv090x_ldpc_mode(struct stv090x_state *state, enum stv090x_mode ldpc_mode)
4101 {
4102 u32 reg = 0;
4103
4104 reg = stv090x_read_reg(state, STV090x_GENCFG);
4105
4106 switch (ldpc_mode) {
4107 case STV090x_DUAL:
4108 default:
4109 if ((state->demod_mode != STV090x_DUAL) || (STV090x_GETFIELD(reg, DDEMOD_FIELD) != 1)) {
4110 /* set LDPC to dual mode */
4111 if (stv090x_write_reg(state, STV090x_GENCFG, 0x1d) < 0)
4112 goto err;
4113
4114 state->demod_mode = STV090x_DUAL;
4115
4116 reg = stv090x_read_reg(state, STV090x_TSTRES0);
4117 STV090x_SETFIELD(reg, FRESFEC_FIELD, 0x1);
4118 if (stv090x_write_reg(state, STV090x_TSTRES0, reg) < 0)
4119 goto err;
4120 STV090x_SETFIELD(reg, FRESFEC_FIELD, 0x0);
4121 if (stv090x_write_reg(state, STV090x_TSTRES0, reg) < 0)
4122 goto err;
4123
4124 if (STV090x_WRITE_DEMOD(state, MODCODLST0, 0xff) < 0)
4125 goto err;
4126 if (STV090x_WRITE_DEMOD(state, MODCODLST1, 0xff) < 0)
4127 goto err;
4128 if (STV090x_WRITE_DEMOD(state, MODCODLST2, 0xff) < 0)
4129 goto err;
4130 if (STV090x_WRITE_DEMOD(state, MODCODLST3, 0xff) < 0)
4131 goto err;
4132 if (STV090x_WRITE_DEMOD(state, MODCODLST4, 0xff) < 0)
4133 goto err;
4134 if (STV090x_WRITE_DEMOD(state, MODCODLST5, 0xff) < 0)
4135 goto err;
4136 if (STV090x_WRITE_DEMOD(state, MODCODLST6, 0xff) < 0)
4137 goto err;
4138
4139 if (STV090x_WRITE_DEMOD(state, MODCODLST7, 0xcc) < 0)
4140 goto err;
4141 if (STV090x_WRITE_DEMOD(state, MODCODLST8, 0xcc) < 0)
4142 goto err;
4143 if (STV090x_WRITE_DEMOD(state, MODCODLST9, 0xcc) < 0)
4144 goto err;
4145 if (STV090x_WRITE_DEMOD(state, MODCODLSTA, 0xcc) < 0)
4146 goto err;
4147 if (STV090x_WRITE_DEMOD(state, MODCODLSTB, 0xcc) < 0)
4148 goto err;
4149 if (STV090x_WRITE_DEMOD(state, MODCODLSTC, 0xcc) < 0)
4150 goto err;
4151 if (STV090x_WRITE_DEMOD(state, MODCODLSTD, 0xcc) < 0)
4152 goto err;
4153
4154 if (STV090x_WRITE_DEMOD(state, MODCODLSTE, 0xff) < 0)
4155 goto err;
4156 if (STV090x_WRITE_DEMOD(state, MODCODLSTF, 0xcf) < 0)
4157 goto err;
4158 }
4159 break;
4160
4161 case STV090x_SINGLE:
4162 if (stv090x_stop_modcod(state) < 0)
4163 goto err;
4164 if (stv090x_activate_modcod_single(state) < 0)
4165 goto err;
4166
4167 if (state->demod == STV090x_DEMODULATOR_1) {
4168 if (stv090x_write_reg(state, STV090x_GENCFG, 0x06) < 0) /* path 2 */
4169 goto err;
4170 } else {
4171 if (stv090x_write_reg(state, STV090x_GENCFG, 0x04) < 0) /* path 1 */
4172 goto err;
4173 }
4174
4175 reg = stv090x_read_reg(state, STV090x_TSTRES0);
4176 STV090x_SETFIELD(reg, FRESFEC_FIELD, 0x1);
4177 if (stv090x_write_reg(state, STV090x_TSTRES0, reg) < 0)
4178 goto err;
4179 STV090x_SETFIELD(reg, FRESFEC_FIELD, 0x0);
4180 if (stv090x_write_reg(state, STV090x_TSTRES0, reg) < 0)
4181 goto err;
4182
4183 reg = STV090x_READ_DEMOD(state, PDELCTRL1);
4184 STV090x_SETFIELD_Px(reg, ALGOSWRST_FIELD, 0x01);
4185 if (STV090x_WRITE_DEMOD(state, PDELCTRL1, reg) < 0)
4186 goto err;
4187 STV090x_SETFIELD_Px(reg, ALGOSWRST_FIELD, 0x00);
4188 if (STV090x_WRITE_DEMOD(state, PDELCTRL1, reg) < 0)
4189 goto err;
4190 break;
4191 }
4192
4193 return 0;
4194 err:
4195 dprintk(FE_ERROR, 1, "I/O error");
4196 return -1;
4197 }
4198
4199 /* return (Hz), clk in Hz*/
stv090x_get_mclk(struct stv090x_state * state)4200 static u32 stv090x_get_mclk(struct stv090x_state *state)
4201 {
4202 const struct stv090x_config *config = state->config;
4203 u32 div, reg;
4204 u8 ratio;
4205
4206 div = stv090x_read_reg(state, STV090x_NCOARSE);
4207 reg = stv090x_read_reg(state, STV090x_SYNTCTRL);
4208 ratio = STV090x_GETFIELD(reg, SELX1RATIO_FIELD) ? 4 : 6;
4209
4210 return (div + 1) * config->xtal / ratio; /* kHz */
4211 }
4212
stv090x_set_mclk(struct stv090x_state * state,u32 mclk,u32 clk)4213 static int stv090x_set_mclk(struct stv090x_state *state, u32 mclk, u32 clk)
4214 {
4215 const struct stv090x_config *config = state->config;
4216 u32 reg, div, clk_sel;
4217
4218 reg = stv090x_read_reg(state, STV090x_SYNTCTRL);
4219 clk_sel = ((STV090x_GETFIELD(reg, SELX1RATIO_FIELD) == 1) ? 4 : 6);
4220
4221 div = ((clk_sel * mclk) / config->xtal) - 1;
4222
4223 reg = stv090x_read_reg(state, STV090x_NCOARSE);
4224 STV090x_SETFIELD(reg, M_DIV_FIELD, div);
4225 if (stv090x_write_reg(state, STV090x_NCOARSE, reg) < 0)
4226 goto err;
4227
4228 state->internal->mclk = stv090x_get_mclk(state);
4229
4230 /*Set the DiseqC frequency to 22KHz */
4231 div = state->internal->mclk / 704000;
4232 if (STV090x_WRITE_DEMOD(state, F22TX, div) < 0)
4233 goto err;
4234 if (STV090x_WRITE_DEMOD(state, F22RX, div) < 0)
4235 goto err;
4236
4237 return 0;
4238 err:
4239 dprintk(FE_ERROR, 1, "I/O error");
4240 return -1;
4241 }
4242
stv090x_set_tspath(struct stv090x_state * state)4243 static int stv090x_set_tspath(struct stv090x_state *state)
4244 {
4245 u32 reg;
4246
4247 if (state->internal->dev_ver >= 0x20) {
4248 switch (state->config->ts1_mode) {
4249 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4250 case STV090x_TSMODE_DVBCI:
4251 switch (state->config->ts2_mode) {
4252 case STV090x_TSMODE_SERIAL_PUNCTURED:
4253 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4254 default:
4255 stv090x_write_reg(state, STV090x_TSGENERAL, 0x00);
4256 break;
4257
4258 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4259 case STV090x_TSMODE_DVBCI:
4260 if (stv090x_write_reg(state, STV090x_TSGENERAL, 0x06) < 0) /* Mux'd stream mode */
4261 goto err;
4262 reg = stv090x_read_reg(state, STV090x_P1_TSCFGM);
4263 STV090x_SETFIELD_Px(reg, TSFIFO_MANSPEED_FIELD, 3);
4264 if (stv090x_write_reg(state, STV090x_P1_TSCFGM, reg) < 0)
4265 goto err;
4266 reg = stv090x_read_reg(state, STV090x_P2_TSCFGM);
4267 STV090x_SETFIELD_Px(reg, TSFIFO_MANSPEED_FIELD, 3);
4268 if (stv090x_write_reg(state, STV090x_P2_TSCFGM, reg) < 0)
4269 goto err;
4270 if (stv090x_write_reg(state, STV090x_P1_TSSPEED, 0x14) < 0)
4271 goto err;
4272 if (stv090x_write_reg(state, STV090x_P2_TSSPEED, 0x28) < 0)
4273 goto err;
4274 break;
4275 }
4276 break;
4277
4278 case STV090x_TSMODE_SERIAL_PUNCTURED:
4279 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4280 default:
4281 switch (state->config->ts2_mode) {
4282 case STV090x_TSMODE_SERIAL_PUNCTURED:
4283 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4284 default:
4285 if (stv090x_write_reg(state, STV090x_TSGENERAL, 0x0c) < 0)
4286 goto err;
4287 break;
4288
4289 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4290 case STV090x_TSMODE_DVBCI:
4291 if (stv090x_write_reg(state, STV090x_TSGENERAL, 0x0a) < 0)
4292 goto err;
4293 break;
4294 }
4295 break;
4296 }
4297 } else {
4298 switch (state->config->ts1_mode) {
4299 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4300 case STV090x_TSMODE_DVBCI:
4301 switch (state->config->ts2_mode) {
4302 case STV090x_TSMODE_SERIAL_PUNCTURED:
4303 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4304 default:
4305 stv090x_write_reg(state, STV090x_TSGENERAL1X, 0x10);
4306 break;
4307
4308 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4309 case STV090x_TSMODE_DVBCI:
4310 stv090x_write_reg(state, STV090x_TSGENERAL1X, 0x16);
4311 reg = stv090x_read_reg(state, STV090x_P1_TSCFGM);
4312 STV090x_SETFIELD_Px(reg, TSFIFO_MANSPEED_FIELD, 3);
4313 if (stv090x_write_reg(state, STV090x_P1_TSCFGM, reg) < 0)
4314 goto err;
4315 reg = stv090x_read_reg(state, STV090x_P1_TSCFGM);
4316 STV090x_SETFIELD_Px(reg, TSFIFO_MANSPEED_FIELD, 0);
4317 if (stv090x_write_reg(state, STV090x_P1_TSCFGM, reg) < 0)
4318 goto err;
4319 if (stv090x_write_reg(state, STV090x_P1_TSSPEED, 0x14) < 0)
4320 goto err;
4321 if (stv090x_write_reg(state, STV090x_P2_TSSPEED, 0x28) < 0)
4322 goto err;
4323 break;
4324 }
4325 break;
4326
4327 case STV090x_TSMODE_SERIAL_PUNCTURED:
4328 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4329 default:
4330 switch (state->config->ts2_mode) {
4331 case STV090x_TSMODE_SERIAL_PUNCTURED:
4332 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4333 default:
4334 stv090x_write_reg(state, STV090x_TSGENERAL1X, 0x14);
4335 break;
4336
4337 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4338 case STV090x_TSMODE_DVBCI:
4339 stv090x_write_reg(state, STV090x_TSGENERAL1X, 0x12);
4340 break;
4341 }
4342 break;
4343 }
4344 }
4345
4346 switch (state->config->ts1_mode) {
4347 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4348 reg = stv090x_read_reg(state, STV090x_P1_TSCFGH);
4349 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts1_tei);
4350 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x00);
4351 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x00);
4352 if (stv090x_write_reg(state, STV090x_P1_TSCFGH, reg) < 0)
4353 goto err;
4354 break;
4355
4356 case STV090x_TSMODE_DVBCI:
4357 reg = stv090x_read_reg(state, STV090x_P1_TSCFGH);
4358 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts1_tei);
4359 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x00);
4360 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x01);
4361 if (stv090x_write_reg(state, STV090x_P1_TSCFGH, reg) < 0)
4362 goto err;
4363 break;
4364
4365 case STV090x_TSMODE_SERIAL_PUNCTURED:
4366 reg = stv090x_read_reg(state, STV090x_P1_TSCFGH);
4367 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts1_tei);
4368 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x01);
4369 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x00);
4370 if (stv090x_write_reg(state, STV090x_P1_TSCFGH, reg) < 0)
4371 goto err;
4372 break;
4373
4374 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4375 reg = stv090x_read_reg(state, STV090x_P1_TSCFGH);
4376 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts1_tei);
4377 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x01);
4378 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x01);
4379 if (stv090x_write_reg(state, STV090x_P1_TSCFGH, reg) < 0)
4380 goto err;
4381 break;
4382
4383 default:
4384 break;
4385 }
4386
4387 switch (state->config->ts2_mode) {
4388 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4389 reg = stv090x_read_reg(state, STV090x_P2_TSCFGH);
4390 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts2_tei);
4391 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x00);
4392 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x00);
4393 if (stv090x_write_reg(state, STV090x_P2_TSCFGH, reg) < 0)
4394 goto err;
4395 break;
4396
4397 case STV090x_TSMODE_DVBCI:
4398 reg = stv090x_read_reg(state, STV090x_P2_TSCFGH);
4399 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts2_tei);
4400 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x00);
4401 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x01);
4402 if (stv090x_write_reg(state, STV090x_P2_TSCFGH, reg) < 0)
4403 goto err;
4404 break;
4405
4406 case STV090x_TSMODE_SERIAL_PUNCTURED:
4407 reg = stv090x_read_reg(state, STV090x_P2_TSCFGH);
4408 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts2_tei);
4409 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x01);
4410 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x00);
4411 if (stv090x_write_reg(state, STV090x_P2_TSCFGH, reg) < 0)
4412 goto err;
4413 break;
4414
4415 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4416 reg = stv090x_read_reg(state, STV090x_P2_TSCFGH);
4417 STV090x_SETFIELD_Px(reg, TSFIFO_TEIUPDATE_FIELD, state->config->ts2_tei);
4418 STV090x_SETFIELD_Px(reg, TSFIFO_SERIAL_FIELD, 0x01);
4419 STV090x_SETFIELD_Px(reg, TSFIFO_DVBCI_FIELD, 0x01);
4420 if (stv090x_write_reg(state, STV090x_P2_TSCFGH, reg) < 0)
4421 goto err;
4422 break;
4423
4424 default:
4425 break;
4426 }
4427
4428 if (state->config->ts1_clk > 0) {
4429 u32 speed;
4430
4431 switch (state->config->ts1_mode) {
4432 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4433 case STV090x_TSMODE_DVBCI:
4434 default:
4435 speed = state->internal->mclk /
4436 (state->config->ts1_clk / 4);
4437 if (speed < 0x08)
4438 speed = 0x08;
4439 if (speed > 0xFF)
4440 speed = 0xFF;
4441 break;
4442 case STV090x_TSMODE_SERIAL_PUNCTURED:
4443 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4444 speed = state->internal->mclk /
4445 (state->config->ts1_clk / 32);
4446 if (speed < 0x20)
4447 speed = 0x20;
4448 if (speed > 0xFF)
4449 speed = 0xFF;
4450 break;
4451 }
4452 reg = stv090x_read_reg(state, STV090x_P1_TSCFGM);
4453 STV090x_SETFIELD_Px(reg, TSFIFO_MANSPEED_FIELD, 3);
4454 if (stv090x_write_reg(state, STV090x_P1_TSCFGM, reg) < 0)
4455 goto err;
4456 if (stv090x_write_reg(state, STV090x_P1_TSSPEED, speed) < 0)
4457 goto err;
4458 }
4459
4460 if (state->config->ts2_clk > 0) {
4461 u32 speed;
4462
4463 switch (state->config->ts2_mode) {
4464 case STV090x_TSMODE_PARALLEL_PUNCTURED:
4465 case STV090x_TSMODE_DVBCI:
4466 default:
4467 speed = state->internal->mclk /
4468 (state->config->ts2_clk / 4);
4469 if (speed < 0x08)
4470 speed = 0x08;
4471 if (speed > 0xFF)
4472 speed = 0xFF;
4473 break;
4474 case STV090x_TSMODE_SERIAL_PUNCTURED:
4475 case STV090x_TSMODE_SERIAL_CONTINUOUS:
4476 speed = state->internal->mclk /
4477 (state->config->ts2_clk / 32);
4478 if (speed < 0x20)
4479 speed = 0x20;
4480 if (speed > 0xFF)
4481 speed = 0xFF;
4482 break;
4483 }
4484 reg = stv090x_read_reg(state, STV090x_P2_TSCFGM);
4485 STV090x_SETFIELD_Px(reg, TSFIFO_MANSPEED_FIELD, 3);
4486 if (stv090x_write_reg(state, STV090x_P2_TSCFGM, reg) < 0)
4487 goto err;
4488 if (stv090x_write_reg(state, STV090x_P2_TSSPEED, speed) < 0)
4489 goto err;
4490 }
4491
4492 reg = stv090x_read_reg(state, STV090x_P2_TSCFGH);
4493 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 0x01);
4494 if (stv090x_write_reg(state, STV090x_P2_TSCFGH, reg) < 0)
4495 goto err;
4496 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 0x00);
4497 if (stv090x_write_reg(state, STV090x_P2_TSCFGH, reg) < 0)
4498 goto err;
4499
4500 reg = stv090x_read_reg(state, STV090x_P1_TSCFGH);
4501 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 0x01);
4502 if (stv090x_write_reg(state, STV090x_P1_TSCFGH, reg) < 0)
4503 goto err;
4504 STV090x_SETFIELD_Px(reg, RST_HWARE_FIELD, 0x00);
4505 if (stv090x_write_reg(state, STV090x_P1_TSCFGH, reg) < 0)
4506 goto err;
4507
4508 return 0;
4509 err:
4510 dprintk(FE_ERROR, 1, "I/O error");
4511 return -1;
4512 }
4513
stv090x_init(struct dvb_frontend * fe)4514 static int stv090x_init(struct dvb_frontend *fe)
4515 {
4516 struct stv090x_state *state = fe->demodulator_priv;
4517 const struct stv090x_config *config = state->config;
4518 u32 reg;
4519
4520 if (state->internal->mclk == 0) {
4521 /* call tuner init to configure the tuner's clock output
4522 divider directly before setting up the master clock of
4523 the stv090x. */
4524 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
4525 goto err;
4526
4527 if (config->tuner_init) {
4528 if (config->tuner_init(fe) < 0)
4529 goto err_gateoff;
4530 }
4531
4532 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
4533 goto err;
4534
4535 stv090x_set_mclk(state, 135000000, config->xtal); /* 135 Mhz */
4536 msleep(5);
4537 if (stv090x_write_reg(state, STV090x_SYNTCTRL,
4538 0x20 | config->clk_mode) < 0)
4539 goto err;
4540 stv090x_get_mclk(state);
4541 }
4542
4543 if (stv090x_wakeup(fe) < 0) {
4544 dprintk(FE_ERROR, 1, "Error waking device");
4545 goto err;
4546 }
4547
4548 if (stv090x_ldpc_mode(state, state->demod_mode) < 0)
4549 goto err;
4550
4551 reg = STV090x_READ_DEMOD(state, TNRCFG2);
4552 STV090x_SETFIELD_Px(reg, TUN_IQSWAP_FIELD, state->inversion);
4553 if (STV090x_WRITE_DEMOD(state, TNRCFG2, reg) < 0)
4554 goto err;
4555 reg = STV090x_READ_DEMOD(state, DEMOD);
4556 STV090x_SETFIELD_Px(reg, ROLLOFF_CONTROL_FIELD, state->rolloff);
4557 if (STV090x_WRITE_DEMOD(state, DEMOD, reg) < 0)
4558 goto err;
4559
4560 if (stv090x_i2c_gate_ctrl(state, 1) < 0)
4561 goto err;
4562
4563 if (config->tuner_set_mode) {
4564 if (config->tuner_set_mode(fe, TUNER_WAKE) < 0)
4565 goto err_gateoff;
4566 }
4567
4568 if (config->tuner_init) {
4569 if (config->tuner_init(fe) < 0)
4570 goto err_gateoff;
4571 }
4572
4573 if (stv090x_i2c_gate_ctrl(state, 0) < 0)
4574 goto err;
4575
4576 if (stv090x_set_tspath(state) < 0)
4577 goto err;
4578
4579 return 0;
4580
4581 err_gateoff:
4582 stv090x_i2c_gate_ctrl(state, 0);
4583 err:
4584 dprintk(FE_ERROR, 1, "I/O error");
4585 return -1;
4586 }
4587
stv090x_setup(struct dvb_frontend * fe)4588 static int stv090x_setup(struct dvb_frontend *fe)
4589 {
4590 struct stv090x_state *state = fe->demodulator_priv;
4591 const struct stv090x_config *config = state->config;
4592 const struct stv090x_reg *stv090x_initval = NULL;
4593 const struct stv090x_reg *stv090x_cut20_val = NULL;
4594 unsigned long t1_size = 0, t2_size = 0;
4595 u32 reg = 0;
4596
4597 int i;
4598
4599 if (state->device == STV0900) {
4600 dprintk(FE_DEBUG, 1, "Initializing STV0900");
4601 stv090x_initval = stv0900_initval;
4602 t1_size = ARRAY_SIZE(stv0900_initval);
4603 stv090x_cut20_val = stv0900_cut20_val;
4604 t2_size = ARRAY_SIZE(stv0900_cut20_val);
4605 } else if (state->device == STV0903) {
4606 dprintk(FE_DEBUG, 1, "Initializing STV0903");
4607 stv090x_initval = stv0903_initval;
4608 t1_size = ARRAY_SIZE(stv0903_initval);
4609 stv090x_cut20_val = stv0903_cut20_val;
4610 t2_size = ARRAY_SIZE(stv0903_cut20_val);
4611 }
4612
4613 /* STV090x init */
4614
4615 /* Stop Demod */
4616 if (stv090x_write_reg(state, STV090x_P1_DMDISTATE, 0x5c) < 0)
4617 goto err;
4618 if (stv090x_write_reg(state, STV090x_P2_DMDISTATE, 0x5c) < 0)
4619 goto err;
4620
4621 msleep(5);
4622
4623 /* Set No Tuner Mode */
4624 if (stv090x_write_reg(state, STV090x_P1_TNRCFG, 0x6c) < 0)
4625 goto err;
4626 if (stv090x_write_reg(state, STV090x_P2_TNRCFG, 0x6c) < 0)
4627 goto err;
4628
4629 /* I2C repeater OFF */
4630 STV090x_SETFIELD_Px(reg, ENARPT_LEVEL_FIELD, config->repeater_level);
4631 if (stv090x_write_reg(state, STV090x_P1_I2CRPT, reg) < 0)
4632 goto err;
4633 if (stv090x_write_reg(state, STV090x_P2_I2CRPT, reg) < 0)
4634 goto err;
4635
4636 if (stv090x_write_reg(state, STV090x_NCOARSE, 0x13) < 0) /* set PLL divider */
4637 goto err;
4638 msleep(5);
4639 if (stv090x_write_reg(state, STV090x_I2CCFG, 0x08) < 0) /* 1/41 oversampling */
4640 goto err;
4641 if (stv090x_write_reg(state, STV090x_SYNTCTRL, 0x20 | config->clk_mode) < 0) /* enable PLL */
4642 goto err;
4643 msleep(5);
4644
4645 /* write initval */
4646 dprintk(FE_DEBUG, 1, "Setting up initial values");
4647 for (i = 0; i < t1_size; i++) {
4648 if (stv090x_write_reg(state, stv090x_initval[i].addr, stv090x_initval[i].data) < 0)
4649 goto err;
4650 }
4651
4652 state->internal->dev_ver = stv090x_read_reg(state, STV090x_MID);
4653 if (state->internal->dev_ver >= 0x20) {
4654 if (stv090x_write_reg(state, STV090x_TSGENERAL, 0x0c) < 0)
4655 goto err;
4656
4657 /* write cut20_val*/
4658 dprintk(FE_DEBUG, 1, "Setting up Cut 2.0 initial values");
4659 for (i = 0; i < t2_size; i++) {
4660 if (stv090x_write_reg(state, stv090x_cut20_val[i].addr, stv090x_cut20_val[i].data) < 0)
4661 goto err;
4662 }
4663
4664 } else if (state->internal->dev_ver < 0x20) {
4665 dprintk(FE_ERROR, 1, "ERROR: Unsupported Cut: 0x%02x!",
4666 state->internal->dev_ver);
4667
4668 goto err;
4669 } else if (state->internal->dev_ver > 0x30) {
4670 /* we shouldn't bail out from here */
4671 dprintk(FE_ERROR, 1, "INFO: Cut: 0x%02x probably incomplete support!",
4672 state->internal->dev_ver);
4673 }
4674
4675 /* ADC1 range */
4676 reg = stv090x_read_reg(state, STV090x_TSTTNR1);
4677 STV090x_SETFIELD(reg, ADC1_INMODE_FIELD,
4678 (config->adc1_range == STV090x_ADC_1Vpp) ? 0 : 1);
4679 if (stv090x_write_reg(state, STV090x_TSTTNR1, reg) < 0)
4680 goto err;
4681
4682 /* ADC2 range */
4683 reg = stv090x_read_reg(state, STV090x_TSTTNR3);
4684 STV090x_SETFIELD(reg, ADC2_INMODE_FIELD,
4685 (config->adc2_range == STV090x_ADC_1Vpp) ? 0 : 1);
4686 if (stv090x_write_reg(state, STV090x_TSTTNR3, reg) < 0)
4687 goto err;
4688
4689 if (stv090x_write_reg(state, STV090x_TSTRES0, 0x80) < 0)
4690 goto err;
4691 if (stv090x_write_reg(state, STV090x_TSTRES0, 0x00) < 0)
4692 goto err;
4693
4694 return 0;
4695 err:
4696 dprintk(FE_ERROR, 1, "I/O error");
4697 return -1;
4698 }
4699
stv090x_set_gpio(struct dvb_frontend * fe,u8 gpio,u8 dir,u8 value,u8 xor_value)4700 int stv090x_set_gpio(struct dvb_frontend *fe, u8 gpio, u8 dir, u8 value,
4701 u8 xor_value)
4702 {
4703 struct stv090x_state *state = fe->demodulator_priv;
4704 u8 reg = 0;
4705
4706 STV090x_SETFIELD(reg, GPIOx_OPD_FIELD, dir);
4707 STV090x_SETFIELD(reg, GPIOx_CONFIG_FIELD, value);
4708 STV090x_SETFIELD(reg, GPIOx_XOR_FIELD, xor_value);
4709
4710 return stv090x_write_reg(state, STV090x_GPIOxCFG(gpio), reg);
4711 }
4712 EXPORT_SYMBOL(stv090x_set_gpio);
4713
4714 static struct dvb_frontend_ops stv090x_ops = {
4715 .delsys = { SYS_DVBS, SYS_DVBS2, SYS_DSS },
4716 .info = {
4717 .name = "STV090x Multistandard",
4718 .frequency_min = 950000,
4719 .frequency_max = 2150000,
4720 .frequency_stepsize = 0,
4721 .frequency_tolerance = 0,
4722 .symbol_rate_min = 1000000,
4723 .symbol_rate_max = 45000000,
4724 .caps = FE_CAN_INVERSION_AUTO |
4725 FE_CAN_FEC_AUTO |
4726 FE_CAN_QPSK |
4727 FE_CAN_2G_MODULATION
4728 },
4729
4730 .release = stv090x_release,
4731 .init = stv090x_init,
4732
4733 .sleep = stv090x_sleep,
4734 .get_frontend_algo = stv090x_frontend_algo,
4735
4736 .diseqc_send_master_cmd = stv090x_send_diseqc_msg,
4737 .diseqc_send_burst = stv090x_send_diseqc_burst,
4738 .diseqc_recv_slave_reply = stv090x_recv_slave_reply,
4739 .set_tone = stv090x_set_tone,
4740
4741 .search = stv090x_search,
4742 .read_status = stv090x_read_status,
4743 .read_ber = stv090x_read_per,
4744 .read_signal_strength = stv090x_read_signal_strength,
4745 .read_snr = stv090x_read_cnr,
4746 };
4747
4748
stv090x_attach(const struct stv090x_config * config,struct i2c_adapter * i2c,enum stv090x_demodulator demod)4749 struct dvb_frontend *stv090x_attach(const struct stv090x_config *config,
4750 struct i2c_adapter *i2c,
4751 enum stv090x_demodulator demod)
4752 {
4753 struct stv090x_state *state = NULL;
4754 struct stv090x_dev *temp_int;
4755
4756 state = kzalloc(sizeof (struct stv090x_state), GFP_KERNEL);
4757 if (state == NULL)
4758 goto error;
4759
4760 state->verbose = &verbose;
4761 state->config = config;
4762 state->i2c = i2c;
4763 state->frontend.ops = stv090x_ops;
4764 state->frontend.demodulator_priv = state;
4765 state->demod = demod;
4766 state->demod_mode = config->demod_mode; /* Single or Dual mode */
4767 state->device = config->device;
4768 state->rolloff = STV090x_RO_35; /* default */
4769
4770 temp_int = find_dev(state->i2c,
4771 state->config->address);
4772
4773 if ((temp_int != NULL) && (state->demod_mode == STV090x_DUAL)) {
4774 state->internal = temp_int->internal;
4775 state->internal->num_used++;
4776 dprintk(FE_INFO, 1, "Found Internal Structure!");
4777 } else {
4778 state->internal = kmalloc(sizeof(struct stv090x_internal),
4779 GFP_KERNEL);
4780 if (!state->internal)
4781 goto error;
4782 temp_int = append_internal(state->internal);
4783 if (!temp_int) {
4784 kfree(state->internal);
4785 goto error;
4786 }
4787 state->internal->num_used = 1;
4788 state->internal->mclk = 0;
4789 state->internal->dev_ver = 0;
4790 state->internal->i2c_adap = state->i2c;
4791 state->internal->i2c_addr = state->config->address;
4792 dprintk(FE_INFO, 1, "Create New Internal Structure!");
4793
4794 mutex_init(&state->internal->demod_lock);
4795 mutex_init(&state->internal->tuner_lock);
4796
4797 if (stv090x_setup(&state->frontend) < 0) {
4798 dprintk(FE_ERROR, 1, "Error setting up device");
4799 goto err_remove;
4800 }
4801 }
4802
4803 /* workaround for stuck DiSEqC output */
4804 if (config->diseqc_envelope_mode)
4805 stv090x_send_diseqc_burst(&state->frontend, SEC_MINI_A);
4806
4807 dprintk(FE_ERROR, 1, "Attaching %s demodulator(%d) Cut=0x%02x",
4808 state->device == STV0900 ? "STV0900" : "STV0903",
4809 demod,
4810 state->internal->dev_ver);
4811
4812 return &state->frontend;
4813
4814 err_remove:
4815 remove_dev(state->internal);
4816 kfree(state->internal);
4817 error:
4818 kfree(state);
4819 return NULL;
4820 }
4821 EXPORT_SYMBOL(stv090x_attach);
4822 MODULE_PARM_DESC(verbose, "Set Verbosity level");
4823 MODULE_AUTHOR("Manu Abraham");
4824 MODULE_DESCRIPTION("STV090x Multi-Std Broadcast frontend");
4825 MODULE_LICENSE("GPL");
4826