1 // SPDX-License-Identifier: GPL-2.0
2 /*
3 * Core driver for the Synopsys DesignWare DMA Controller
4 *
5 * Copyright (C) 2007-2008 Atmel Corporation
6 * Copyright (C) 2010-2011 ST Microelectronics
7 * Copyright (C) 2013 Intel Corporation
8 */
9
10 #include <linux/bitops.h>
11 #include <linux/delay.h>
12 #include <linux/dmaengine.h>
13 #include <linux/dma-mapping.h>
14 #include <linux/dmapool.h>
15 #include <linux/err.h>
16 #include <linux/init.h>
17 #include <linux/interrupt.h>
18 #include <linux/io.h>
19 #include <linux/mm.h>
20 #include <linux/module.h>
21 #include <linux/slab.h>
22 #include <linux/pm_runtime.h>
23
24 #include "../dmaengine.h"
25 #include "internal.h"
26
27 /*
28 * This supports the Synopsys "DesignWare AHB Central DMA Controller",
29 * (DW_ahb_dmac) which is used with various AMBA 2.0 systems (not all
30 * of which use ARM any more). See the "Databook" from Synopsys for
31 * information beyond what licensees probably provide.
32 */
33
34 /* The set of bus widths supported by the DMA controller */
35 #define DW_DMA_BUSWIDTHS \
36 BIT(DMA_SLAVE_BUSWIDTH_UNDEFINED) | \
37 BIT(DMA_SLAVE_BUSWIDTH_1_BYTE) | \
38 BIT(DMA_SLAVE_BUSWIDTH_2_BYTES) | \
39 BIT(DMA_SLAVE_BUSWIDTH_4_BYTES)
40
41 /*----------------------------------------------------------------------*/
42
chan2dev(struct dma_chan * chan)43 static struct device *chan2dev(struct dma_chan *chan)
44 {
45 return &chan->dev->device;
46 }
47
dwc_first_active(struct dw_dma_chan * dwc)48 static struct dw_desc *dwc_first_active(struct dw_dma_chan *dwc)
49 {
50 return to_dw_desc(dwc->active_list.next);
51 }
52
dwc_tx_submit(struct dma_async_tx_descriptor * tx)53 static dma_cookie_t dwc_tx_submit(struct dma_async_tx_descriptor *tx)
54 {
55 struct dw_desc *desc = txd_to_dw_desc(tx);
56 struct dw_dma_chan *dwc = to_dw_dma_chan(tx->chan);
57 dma_cookie_t cookie;
58 unsigned long flags;
59
60 spin_lock_irqsave(&dwc->lock, flags);
61 cookie = dma_cookie_assign(tx);
62
63 /*
64 * REVISIT: We should attempt to chain as many descriptors as
65 * possible, perhaps even appending to those already submitted
66 * for DMA. But this is hard to do in a race-free manner.
67 */
68
69 list_add_tail(&desc->desc_node, &dwc->queue);
70 spin_unlock_irqrestore(&dwc->lock, flags);
71 dev_vdbg(chan2dev(tx->chan), "%s: queued %u\n",
72 __func__, desc->txd.cookie);
73
74 return cookie;
75 }
76
dwc_desc_get(struct dw_dma_chan * dwc)77 static struct dw_desc *dwc_desc_get(struct dw_dma_chan *dwc)
78 {
79 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
80 struct dw_desc *desc;
81 dma_addr_t phys;
82
83 desc = dma_pool_zalloc(dw->desc_pool, GFP_ATOMIC, &phys);
84 if (!desc)
85 return NULL;
86
87 dwc->descs_allocated++;
88 INIT_LIST_HEAD(&desc->tx_list);
89 dma_async_tx_descriptor_init(&desc->txd, &dwc->chan);
90 desc->txd.tx_submit = dwc_tx_submit;
91 desc->txd.flags = DMA_CTRL_ACK;
92 desc->txd.phys = phys;
93 return desc;
94 }
95
dwc_desc_put(struct dw_dma_chan * dwc,struct dw_desc * desc)96 static void dwc_desc_put(struct dw_dma_chan *dwc, struct dw_desc *desc)
97 {
98 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
99 struct dw_desc *child, *_next;
100
101 if (unlikely(!desc))
102 return;
103
104 list_for_each_entry_safe(child, _next, &desc->tx_list, desc_node) {
105 list_del(&child->desc_node);
106 dma_pool_free(dw->desc_pool, child, child->txd.phys);
107 dwc->descs_allocated--;
108 }
109
110 dma_pool_free(dw->desc_pool, desc, desc->txd.phys);
111 dwc->descs_allocated--;
112 }
113
dwc_initialize(struct dw_dma_chan * dwc)114 static void dwc_initialize(struct dw_dma_chan *dwc)
115 {
116 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
117
118 dw->initialize_chan(dwc);
119
120 /* Enable interrupts */
121 channel_set_bit(dw, MASK.XFER, dwc->mask);
122 channel_set_bit(dw, MASK.ERROR, dwc->mask);
123 }
124
125 /*----------------------------------------------------------------------*/
126
dwc_dump_chan_regs(struct dw_dma_chan * dwc)127 static inline void dwc_dump_chan_regs(struct dw_dma_chan *dwc)
128 {
129 dev_err(chan2dev(&dwc->chan),
130 " SAR: 0x%x DAR: 0x%x LLP: 0x%x CTL: 0x%x:%08x\n",
131 channel_readl(dwc, SAR),
132 channel_readl(dwc, DAR),
133 channel_readl(dwc, LLP),
134 channel_readl(dwc, CTL_HI),
135 channel_readl(dwc, CTL_LO));
136 }
137
dwc_chan_disable(struct dw_dma * dw,struct dw_dma_chan * dwc)138 static inline void dwc_chan_disable(struct dw_dma *dw, struct dw_dma_chan *dwc)
139 {
140 channel_clear_bit(dw, CH_EN, dwc->mask);
141 while (dma_readl(dw, CH_EN) & dwc->mask)
142 cpu_relax();
143 }
144
145 /*----------------------------------------------------------------------*/
146
147 /* Perform single block transfer */
dwc_do_single_block(struct dw_dma_chan * dwc,struct dw_desc * desc)148 static inline void dwc_do_single_block(struct dw_dma_chan *dwc,
149 struct dw_desc *desc)
150 {
151 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
152 u32 ctllo;
153
154 /*
155 * Software emulation of LLP mode relies on interrupts to continue
156 * multi block transfer.
157 */
158 ctllo = lli_read(desc, ctllo) | DWC_CTLL_INT_EN;
159
160 channel_writel(dwc, SAR, lli_read(desc, sar));
161 channel_writel(dwc, DAR, lli_read(desc, dar));
162 channel_writel(dwc, CTL_LO, ctllo);
163 channel_writel(dwc, CTL_HI, lli_read(desc, ctlhi));
164 channel_set_bit(dw, CH_EN, dwc->mask);
165
166 /* Move pointer to next descriptor */
167 dwc->tx_node_active = dwc->tx_node_active->next;
168 }
169
170 /* Called with dwc->lock held and bh disabled */
dwc_dostart(struct dw_dma_chan * dwc,struct dw_desc * first)171 static void dwc_dostart(struct dw_dma_chan *dwc, struct dw_desc *first)
172 {
173 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
174 u8 lms = DWC_LLP_LMS(dwc->dws.m_master);
175 unsigned long was_soft_llp;
176
177 /* ASSERT: channel is idle */
178 if (dma_readl(dw, CH_EN) & dwc->mask) {
179 dev_err(chan2dev(&dwc->chan),
180 "%s: BUG: Attempted to start non-idle channel\n",
181 __func__);
182 dwc_dump_chan_regs(dwc);
183
184 /* The tasklet will hopefully advance the queue... */
185 return;
186 }
187
188 if (dwc->nollp) {
189 was_soft_llp = test_and_set_bit(DW_DMA_IS_SOFT_LLP,
190 &dwc->flags);
191 if (was_soft_llp) {
192 dev_err(chan2dev(&dwc->chan),
193 "BUG: Attempted to start new LLP transfer inside ongoing one\n");
194 return;
195 }
196
197 dwc_initialize(dwc);
198
199 first->residue = first->total_len;
200 dwc->tx_node_active = &first->tx_list;
201
202 /* Submit first block */
203 dwc_do_single_block(dwc, first);
204
205 return;
206 }
207
208 dwc_initialize(dwc);
209
210 channel_writel(dwc, LLP, first->txd.phys | lms);
211 channel_writel(dwc, CTL_LO, DWC_CTLL_LLP_D_EN | DWC_CTLL_LLP_S_EN);
212 channel_writel(dwc, CTL_HI, 0);
213 channel_set_bit(dw, CH_EN, dwc->mask);
214 }
215
dwc_dostart_first_queued(struct dw_dma_chan * dwc)216 static void dwc_dostart_first_queued(struct dw_dma_chan *dwc)
217 {
218 struct dw_desc *desc;
219
220 if (list_empty(&dwc->queue))
221 return;
222
223 list_move(dwc->queue.next, &dwc->active_list);
224 desc = dwc_first_active(dwc);
225 dev_vdbg(chan2dev(&dwc->chan), "%s: started %u\n", __func__, desc->txd.cookie);
226 dwc_dostart(dwc, desc);
227 }
228
229 /*----------------------------------------------------------------------*/
230
231 static void
dwc_descriptor_complete(struct dw_dma_chan * dwc,struct dw_desc * desc,bool callback_required)232 dwc_descriptor_complete(struct dw_dma_chan *dwc, struct dw_desc *desc,
233 bool callback_required)
234 {
235 struct dma_async_tx_descriptor *txd = &desc->txd;
236 struct dw_desc *child;
237 unsigned long flags;
238 struct dmaengine_desc_callback cb;
239
240 dev_vdbg(chan2dev(&dwc->chan), "descriptor %u complete\n", txd->cookie);
241
242 spin_lock_irqsave(&dwc->lock, flags);
243 dma_cookie_complete(txd);
244 if (callback_required)
245 dmaengine_desc_get_callback(txd, &cb);
246 else
247 memset(&cb, 0, sizeof(cb));
248
249 /* async_tx_ack */
250 list_for_each_entry(child, &desc->tx_list, desc_node)
251 async_tx_ack(&child->txd);
252 async_tx_ack(&desc->txd);
253 dwc_desc_put(dwc, desc);
254 spin_unlock_irqrestore(&dwc->lock, flags);
255
256 dmaengine_desc_callback_invoke(&cb, NULL);
257 }
258
dwc_complete_all(struct dw_dma * dw,struct dw_dma_chan * dwc)259 static void dwc_complete_all(struct dw_dma *dw, struct dw_dma_chan *dwc)
260 {
261 struct dw_desc *desc, *_desc;
262 LIST_HEAD(list);
263 unsigned long flags;
264
265 spin_lock_irqsave(&dwc->lock, flags);
266 if (dma_readl(dw, CH_EN) & dwc->mask) {
267 dev_err(chan2dev(&dwc->chan),
268 "BUG: XFER bit set, but channel not idle!\n");
269
270 /* Try to continue after resetting the channel... */
271 dwc_chan_disable(dw, dwc);
272 }
273
274 /*
275 * Submit queued descriptors ASAP, i.e. before we go through
276 * the completed ones.
277 */
278 list_splice_init(&dwc->active_list, &list);
279 dwc_dostart_first_queued(dwc);
280
281 spin_unlock_irqrestore(&dwc->lock, flags);
282
283 list_for_each_entry_safe(desc, _desc, &list, desc_node)
284 dwc_descriptor_complete(dwc, desc, true);
285 }
286
287 /* Returns how many bytes were already received from source */
dwc_get_sent(struct dw_dma_chan * dwc)288 static inline u32 dwc_get_sent(struct dw_dma_chan *dwc)
289 {
290 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
291 u32 ctlhi = channel_readl(dwc, CTL_HI);
292 u32 ctllo = channel_readl(dwc, CTL_LO);
293
294 return dw->block2bytes(dwc, ctlhi, ctllo >> 4 & 7);
295 }
296
dwc_scan_descriptors(struct dw_dma * dw,struct dw_dma_chan * dwc)297 static void dwc_scan_descriptors(struct dw_dma *dw, struct dw_dma_chan *dwc)
298 {
299 dma_addr_t llp;
300 struct dw_desc *desc, *_desc;
301 struct dw_desc *child;
302 u32 status_xfer;
303 unsigned long flags;
304
305 spin_lock_irqsave(&dwc->lock, flags);
306 llp = channel_readl(dwc, LLP);
307 status_xfer = dma_readl(dw, RAW.XFER);
308
309 if (status_xfer & dwc->mask) {
310 /* Everything we've submitted is done */
311 dma_writel(dw, CLEAR.XFER, dwc->mask);
312
313 if (test_bit(DW_DMA_IS_SOFT_LLP, &dwc->flags)) {
314 struct list_head *head, *active = dwc->tx_node_active;
315
316 /*
317 * We are inside first active descriptor.
318 * Otherwise something is really wrong.
319 */
320 desc = dwc_first_active(dwc);
321
322 head = &desc->tx_list;
323 if (active != head) {
324 /* Update residue to reflect last sent descriptor */
325 if (active == head->next)
326 desc->residue -= desc->len;
327 else
328 desc->residue -= to_dw_desc(active->prev)->len;
329
330 child = to_dw_desc(active);
331
332 /* Submit next block */
333 dwc_do_single_block(dwc, child);
334
335 spin_unlock_irqrestore(&dwc->lock, flags);
336 return;
337 }
338
339 /* We are done here */
340 clear_bit(DW_DMA_IS_SOFT_LLP, &dwc->flags);
341 }
342
343 spin_unlock_irqrestore(&dwc->lock, flags);
344
345 dwc_complete_all(dw, dwc);
346 return;
347 }
348
349 if (list_empty(&dwc->active_list)) {
350 spin_unlock_irqrestore(&dwc->lock, flags);
351 return;
352 }
353
354 if (test_bit(DW_DMA_IS_SOFT_LLP, &dwc->flags)) {
355 dev_vdbg(chan2dev(&dwc->chan), "%s: soft LLP mode\n", __func__);
356 spin_unlock_irqrestore(&dwc->lock, flags);
357 return;
358 }
359
360 dev_vdbg(chan2dev(&dwc->chan), "%s: llp=%pad\n", __func__, &llp);
361
362 list_for_each_entry_safe(desc, _desc, &dwc->active_list, desc_node) {
363 /* Initial residue value */
364 desc->residue = desc->total_len;
365
366 /* Check first descriptors addr */
367 if (desc->txd.phys == DWC_LLP_LOC(llp)) {
368 spin_unlock_irqrestore(&dwc->lock, flags);
369 return;
370 }
371
372 /* Check first descriptors llp */
373 if (lli_read(desc, llp) == llp) {
374 /* This one is currently in progress */
375 desc->residue -= dwc_get_sent(dwc);
376 spin_unlock_irqrestore(&dwc->lock, flags);
377 return;
378 }
379
380 desc->residue -= desc->len;
381 list_for_each_entry(child, &desc->tx_list, desc_node) {
382 if (lli_read(child, llp) == llp) {
383 /* Currently in progress */
384 desc->residue -= dwc_get_sent(dwc);
385 spin_unlock_irqrestore(&dwc->lock, flags);
386 return;
387 }
388 desc->residue -= child->len;
389 }
390
391 /*
392 * No descriptors so far seem to be in progress, i.e.
393 * this one must be done.
394 */
395 spin_unlock_irqrestore(&dwc->lock, flags);
396 dwc_descriptor_complete(dwc, desc, true);
397 spin_lock_irqsave(&dwc->lock, flags);
398 }
399
400 dev_err(chan2dev(&dwc->chan),
401 "BUG: All descriptors done, but channel not idle!\n");
402
403 /* Try to continue after resetting the channel... */
404 dwc_chan_disable(dw, dwc);
405
406 dwc_dostart_first_queued(dwc);
407 spin_unlock_irqrestore(&dwc->lock, flags);
408 }
409
dwc_dump_lli(struct dw_dma_chan * dwc,struct dw_desc * desc)410 static inline void dwc_dump_lli(struct dw_dma_chan *dwc, struct dw_desc *desc)
411 {
412 dev_crit(chan2dev(&dwc->chan), " desc: s0x%x d0x%x l0x%x c0x%x:%x\n",
413 lli_read(desc, sar),
414 lli_read(desc, dar),
415 lli_read(desc, llp),
416 lli_read(desc, ctlhi),
417 lli_read(desc, ctllo));
418 }
419
dwc_handle_error(struct dw_dma * dw,struct dw_dma_chan * dwc)420 static void dwc_handle_error(struct dw_dma *dw, struct dw_dma_chan *dwc)
421 {
422 struct dw_desc *bad_desc;
423 struct dw_desc *child;
424 unsigned long flags;
425
426 dwc_scan_descriptors(dw, dwc);
427
428 spin_lock_irqsave(&dwc->lock, flags);
429
430 /*
431 * The descriptor currently at the head of the active list is
432 * borked. Since we don't have any way to report errors, we'll
433 * just have to scream loudly and try to carry on.
434 */
435 bad_desc = dwc_first_active(dwc);
436 list_del_init(&bad_desc->desc_node);
437 list_move(dwc->queue.next, dwc->active_list.prev);
438
439 /* Clear the error flag and try to restart the controller */
440 dma_writel(dw, CLEAR.ERROR, dwc->mask);
441 if (!list_empty(&dwc->active_list))
442 dwc_dostart(dwc, dwc_first_active(dwc));
443
444 /*
445 * WARN may seem harsh, but since this only happens
446 * when someone submits a bad physical address in a
447 * descriptor, we should consider ourselves lucky that the
448 * controller flagged an error instead of scribbling over
449 * random memory locations.
450 */
451 dev_WARN(chan2dev(&dwc->chan), "Bad descriptor submitted for DMA!\n"
452 " cookie: %d\n", bad_desc->txd.cookie);
453 dwc_dump_lli(dwc, bad_desc);
454 list_for_each_entry(child, &bad_desc->tx_list, desc_node)
455 dwc_dump_lli(dwc, child);
456
457 spin_unlock_irqrestore(&dwc->lock, flags);
458
459 /* Pretend the descriptor completed successfully */
460 dwc_descriptor_complete(dwc, bad_desc, true);
461 }
462
dw_dma_tasklet(struct tasklet_struct * t)463 static void dw_dma_tasklet(struct tasklet_struct *t)
464 {
465 struct dw_dma *dw = from_tasklet(dw, t, tasklet);
466 struct dw_dma_chan *dwc;
467 u32 status_xfer;
468 u32 status_err;
469 unsigned int i;
470
471 status_xfer = dma_readl(dw, RAW.XFER);
472 status_err = dma_readl(dw, RAW.ERROR);
473
474 dev_vdbg(dw->dma.dev, "%s: status_err=%x\n", __func__, status_err);
475
476 for (i = 0; i < dw->dma.chancnt; i++) {
477 dwc = &dw->chan[i];
478 if (test_bit(DW_DMA_IS_CYCLIC, &dwc->flags))
479 dev_vdbg(dw->dma.dev, "Cyclic xfer is not implemented\n");
480 else if (status_err & (1 << i))
481 dwc_handle_error(dw, dwc);
482 else if (status_xfer & (1 << i))
483 dwc_scan_descriptors(dw, dwc);
484 }
485
486 /* Re-enable interrupts */
487 channel_set_bit(dw, MASK.XFER, dw->all_chan_mask);
488 channel_set_bit(dw, MASK.ERROR, dw->all_chan_mask);
489 }
490
dw_dma_interrupt(int irq,void * dev_id)491 static irqreturn_t dw_dma_interrupt(int irq, void *dev_id)
492 {
493 struct dw_dma *dw = dev_id;
494 u32 status;
495
496 /* Check if we have any interrupt from the DMAC which is not in use */
497 if (!dw->in_use)
498 return IRQ_NONE;
499
500 status = dma_readl(dw, STATUS_INT);
501 dev_vdbg(dw->dma.dev, "%s: status=0x%x\n", __func__, status);
502
503 /* Check if we have any interrupt from the DMAC */
504 if (!status)
505 return IRQ_NONE;
506
507 /*
508 * Just disable the interrupts. We'll turn them back on in the
509 * softirq handler.
510 */
511 channel_clear_bit(dw, MASK.XFER, dw->all_chan_mask);
512 channel_clear_bit(dw, MASK.BLOCK, dw->all_chan_mask);
513 channel_clear_bit(dw, MASK.ERROR, dw->all_chan_mask);
514
515 status = dma_readl(dw, STATUS_INT);
516 if (status) {
517 dev_err(dw->dma.dev,
518 "BUG: Unexpected interrupts pending: 0x%x\n",
519 status);
520
521 /* Try to recover */
522 channel_clear_bit(dw, MASK.XFER, (1 << 8) - 1);
523 channel_clear_bit(dw, MASK.BLOCK, (1 << 8) - 1);
524 channel_clear_bit(dw, MASK.SRC_TRAN, (1 << 8) - 1);
525 channel_clear_bit(dw, MASK.DST_TRAN, (1 << 8) - 1);
526 channel_clear_bit(dw, MASK.ERROR, (1 << 8) - 1);
527 }
528
529 tasklet_schedule(&dw->tasklet);
530
531 return IRQ_HANDLED;
532 }
533
534 /*----------------------------------------------------------------------*/
535
536 static struct dma_async_tx_descriptor *
dwc_prep_dma_memcpy(struct dma_chan * chan,dma_addr_t dest,dma_addr_t src,size_t len,unsigned long flags)537 dwc_prep_dma_memcpy(struct dma_chan *chan, dma_addr_t dest, dma_addr_t src,
538 size_t len, unsigned long flags)
539 {
540 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
541 struct dw_dma *dw = to_dw_dma(chan->device);
542 struct dw_desc *desc;
543 struct dw_desc *first;
544 struct dw_desc *prev;
545 size_t xfer_count;
546 size_t offset;
547 u8 m_master = dwc->dws.m_master;
548 unsigned int src_width;
549 unsigned int dst_width;
550 unsigned int data_width = dw->pdata->data_width[m_master];
551 u32 ctllo, ctlhi;
552 u8 lms = DWC_LLP_LMS(m_master);
553
554 dev_vdbg(chan2dev(chan),
555 "%s: d%pad s%pad l0x%zx f0x%lx\n", __func__,
556 &dest, &src, len, flags);
557
558 if (unlikely(!len)) {
559 dev_dbg(chan2dev(chan), "%s: length is zero!\n", __func__);
560 return NULL;
561 }
562
563 dwc->direction = DMA_MEM_TO_MEM;
564
565 src_width = dst_width = __ffs(data_width | src | dest | len);
566
567 ctllo = dw->prepare_ctllo(dwc)
568 | DWC_CTLL_DST_WIDTH(dst_width)
569 | DWC_CTLL_SRC_WIDTH(src_width)
570 | DWC_CTLL_DST_INC
571 | DWC_CTLL_SRC_INC
572 | DWC_CTLL_FC_M2M;
573 prev = first = NULL;
574
575 for (offset = 0; offset < len; offset += xfer_count) {
576 desc = dwc_desc_get(dwc);
577 if (!desc)
578 goto err_desc_get;
579
580 ctlhi = dw->bytes2block(dwc, len - offset, src_width, &xfer_count);
581
582 lli_write(desc, sar, src + offset);
583 lli_write(desc, dar, dest + offset);
584 lli_write(desc, ctllo, ctllo);
585 lli_write(desc, ctlhi, ctlhi);
586 desc->len = xfer_count;
587
588 if (!first) {
589 first = desc;
590 } else {
591 lli_write(prev, llp, desc->txd.phys | lms);
592 list_add_tail(&desc->desc_node, &first->tx_list);
593 }
594 prev = desc;
595 }
596
597 if (flags & DMA_PREP_INTERRUPT)
598 /* Trigger interrupt after last block */
599 lli_set(prev, ctllo, DWC_CTLL_INT_EN);
600
601 prev->lli.llp = 0;
602 lli_clear(prev, ctllo, DWC_CTLL_LLP_D_EN | DWC_CTLL_LLP_S_EN);
603 first->txd.flags = flags;
604 first->total_len = len;
605
606 return &first->txd;
607
608 err_desc_get:
609 dwc_desc_put(dwc, first);
610 return NULL;
611 }
612
613 static struct dma_async_tx_descriptor *
dwc_prep_slave_sg(struct dma_chan * chan,struct scatterlist * sgl,unsigned int sg_len,enum dma_transfer_direction direction,unsigned long flags,void * context)614 dwc_prep_slave_sg(struct dma_chan *chan, struct scatterlist *sgl,
615 unsigned int sg_len, enum dma_transfer_direction direction,
616 unsigned long flags, void *context)
617 {
618 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
619 struct dw_dma *dw = to_dw_dma(chan->device);
620 struct dma_slave_config *sconfig = &dwc->dma_sconfig;
621 struct dw_desc *prev;
622 struct dw_desc *first;
623 u32 ctllo, ctlhi;
624 u8 m_master = dwc->dws.m_master;
625 u8 lms = DWC_LLP_LMS(m_master);
626 dma_addr_t reg;
627 unsigned int reg_width;
628 unsigned int mem_width;
629 unsigned int data_width = dw->pdata->data_width[m_master];
630 unsigned int i;
631 struct scatterlist *sg;
632 size_t total_len = 0;
633
634 dev_vdbg(chan2dev(chan), "%s\n", __func__);
635
636 if (unlikely(!is_slave_direction(direction) || !sg_len))
637 return NULL;
638
639 dwc->direction = direction;
640
641 prev = first = NULL;
642
643 switch (direction) {
644 case DMA_MEM_TO_DEV:
645 reg_width = __ffs(sconfig->dst_addr_width);
646 reg = sconfig->dst_addr;
647 ctllo = dw->prepare_ctllo(dwc)
648 | DWC_CTLL_DST_WIDTH(reg_width)
649 | DWC_CTLL_DST_FIX
650 | DWC_CTLL_SRC_INC;
651
652 ctllo |= sconfig->device_fc ? DWC_CTLL_FC(DW_DMA_FC_P_M2P) :
653 DWC_CTLL_FC(DW_DMA_FC_D_M2P);
654
655 for_each_sg(sgl, sg, sg_len, i) {
656 struct dw_desc *desc;
657 u32 len, mem;
658 size_t dlen;
659
660 mem = sg_dma_address(sg);
661 len = sg_dma_len(sg);
662
663 mem_width = __ffs(data_width | mem | len);
664
665 slave_sg_todev_fill_desc:
666 desc = dwc_desc_get(dwc);
667 if (!desc)
668 goto err_desc_get;
669
670 ctlhi = dw->bytes2block(dwc, len, mem_width, &dlen);
671
672 lli_write(desc, sar, mem);
673 lli_write(desc, dar, reg);
674 lli_write(desc, ctlhi, ctlhi);
675 lli_write(desc, ctllo, ctllo | DWC_CTLL_SRC_WIDTH(mem_width));
676 desc->len = dlen;
677
678 if (!first) {
679 first = desc;
680 } else {
681 lli_write(prev, llp, desc->txd.phys | lms);
682 list_add_tail(&desc->desc_node, &first->tx_list);
683 }
684 prev = desc;
685
686 mem += dlen;
687 len -= dlen;
688 total_len += dlen;
689
690 if (len)
691 goto slave_sg_todev_fill_desc;
692 }
693 break;
694 case DMA_DEV_TO_MEM:
695 reg_width = __ffs(sconfig->src_addr_width);
696 reg = sconfig->src_addr;
697 ctllo = dw->prepare_ctllo(dwc)
698 | DWC_CTLL_SRC_WIDTH(reg_width)
699 | DWC_CTLL_DST_INC
700 | DWC_CTLL_SRC_FIX;
701
702 ctllo |= sconfig->device_fc ? DWC_CTLL_FC(DW_DMA_FC_P_P2M) :
703 DWC_CTLL_FC(DW_DMA_FC_D_P2M);
704
705 for_each_sg(sgl, sg, sg_len, i) {
706 struct dw_desc *desc;
707 u32 len, mem;
708 size_t dlen;
709
710 mem = sg_dma_address(sg);
711 len = sg_dma_len(sg);
712
713 slave_sg_fromdev_fill_desc:
714 desc = dwc_desc_get(dwc);
715 if (!desc)
716 goto err_desc_get;
717
718 ctlhi = dw->bytes2block(dwc, len, reg_width, &dlen);
719
720 lli_write(desc, sar, reg);
721 lli_write(desc, dar, mem);
722 lli_write(desc, ctlhi, ctlhi);
723 mem_width = __ffs(data_width | mem);
724 lli_write(desc, ctllo, ctllo | DWC_CTLL_DST_WIDTH(mem_width));
725 desc->len = dlen;
726
727 if (!first) {
728 first = desc;
729 } else {
730 lli_write(prev, llp, desc->txd.phys | lms);
731 list_add_tail(&desc->desc_node, &first->tx_list);
732 }
733 prev = desc;
734
735 mem += dlen;
736 len -= dlen;
737 total_len += dlen;
738
739 if (len)
740 goto slave_sg_fromdev_fill_desc;
741 }
742 break;
743 default:
744 return NULL;
745 }
746
747 if (flags & DMA_PREP_INTERRUPT)
748 /* Trigger interrupt after last block */
749 lli_set(prev, ctllo, DWC_CTLL_INT_EN);
750
751 prev->lli.llp = 0;
752 lli_clear(prev, ctllo, DWC_CTLL_LLP_D_EN | DWC_CTLL_LLP_S_EN);
753 first->total_len = total_len;
754
755 return &first->txd;
756
757 err_desc_get:
758 dev_err(chan2dev(chan),
759 "not enough descriptors available. Direction %d\n", direction);
760 dwc_desc_put(dwc, first);
761 return NULL;
762 }
763
dw_dma_filter(struct dma_chan * chan,void * param)764 bool dw_dma_filter(struct dma_chan *chan, void *param)
765 {
766 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
767 struct dw_dma_slave *dws = param;
768
769 if (dws->dma_dev != chan->device->dev)
770 return false;
771
772 /* permit channels in accordance with the channels mask */
773 if (dws->channels && !(dws->channels & dwc->mask))
774 return false;
775
776 /* We have to copy data since dws can be temporary storage */
777 memcpy(&dwc->dws, dws, sizeof(struct dw_dma_slave));
778
779 return true;
780 }
781 EXPORT_SYMBOL_GPL(dw_dma_filter);
782
dwc_config(struct dma_chan * chan,struct dma_slave_config * sconfig)783 static int dwc_config(struct dma_chan *chan, struct dma_slave_config *sconfig)
784 {
785 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
786 struct dw_dma *dw = to_dw_dma(chan->device);
787
788 memcpy(&dwc->dma_sconfig, sconfig, sizeof(*sconfig));
789
790 dwc->dma_sconfig.src_maxburst =
791 clamp(dwc->dma_sconfig.src_maxburst, 0U, dwc->max_burst);
792 dwc->dma_sconfig.dst_maxburst =
793 clamp(dwc->dma_sconfig.dst_maxburst, 0U, dwc->max_burst);
794
795 dw->encode_maxburst(dwc, &dwc->dma_sconfig.src_maxburst);
796 dw->encode_maxburst(dwc, &dwc->dma_sconfig.dst_maxburst);
797
798 return 0;
799 }
800
dwc_chan_pause(struct dw_dma_chan * dwc,bool drain)801 static void dwc_chan_pause(struct dw_dma_chan *dwc, bool drain)
802 {
803 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
804 unsigned int count = 20; /* timeout iterations */
805
806 dw->suspend_chan(dwc, drain);
807
808 while (!(channel_readl(dwc, CFG_LO) & DWC_CFGL_FIFO_EMPTY) && count--)
809 udelay(2);
810
811 set_bit(DW_DMA_IS_PAUSED, &dwc->flags);
812 }
813
dwc_pause(struct dma_chan * chan)814 static int dwc_pause(struct dma_chan *chan)
815 {
816 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
817 unsigned long flags;
818
819 spin_lock_irqsave(&dwc->lock, flags);
820 dwc_chan_pause(dwc, false);
821 spin_unlock_irqrestore(&dwc->lock, flags);
822
823 return 0;
824 }
825
dwc_chan_resume(struct dw_dma_chan * dwc,bool drain)826 static inline void dwc_chan_resume(struct dw_dma_chan *dwc, bool drain)
827 {
828 struct dw_dma *dw = to_dw_dma(dwc->chan.device);
829
830 dw->resume_chan(dwc, drain);
831
832 clear_bit(DW_DMA_IS_PAUSED, &dwc->flags);
833 }
834
dwc_resume(struct dma_chan * chan)835 static int dwc_resume(struct dma_chan *chan)
836 {
837 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
838 unsigned long flags;
839
840 spin_lock_irqsave(&dwc->lock, flags);
841
842 if (test_bit(DW_DMA_IS_PAUSED, &dwc->flags))
843 dwc_chan_resume(dwc, false);
844
845 spin_unlock_irqrestore(&dwc->lock, flags);
846
847 return 0;
848 }
849
dwc_terminate_all(struct dma_chan * chan)850 static int dwc_terminate_all(struct dma_chan *chan)
851 {
852 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
853 struct dw_dma *dw = to_dw_dma(chan->device);
854 struct dw_desc *desc, *_desc;
855 unsigned long flags;
856 LIST_HEAD(list);
857
858 spin_lock_irqsave(&dwc->lock, flags);
859
860 clear_bit(DW_DMA_IS_SOFT_LLP, &dwc->flags);
861
862 dwc_chan_pause(dwc, true);
863
864 dwc_chan_disable(dw, dwc);
865
866 dwc_chan_resume(dwc, true);
867
868 /* active_list entries will end up before queued entries */
869 list_splice_init(&dwc->queue, &list);
870 list_splice_init(&dwc->active_list, &list);
871
872 spin_unlock_irqrestore(&dwc->lock, flags);
873
874 /* Flush all pending and queued descriptors */
875 list_for_each_entry_safe(desc, _desc, &list, desc_node)
876 dwc_descriptor_complete(dwc, desc, false);
877
878 return 0;
879 }
880
dwc_find_desc(struct dw_dma_chan * dwc,dma_cookie_t c)881 static struct dw_desc *dwc_find_desc(struct dw_dma_chan *dwc, dma_cookie_t c)
882 {
883 struct dw_desc *desc;
884
885 list_for_each_entry(desc, &dwc->active_list, desc_node)
886 if (desc->txd.cookie == c)
887 return desc;
888
889 return NULL;
890 }
891
dwc_get_residue(struct dw_dma_chan * dwc,dma_cookie_t cookie)892 static u32 dwc_get_residue(struct dw_dma_chan *dwc, dma_cookie_t cookie)
893 {
894 struct dw_desc *desc;
895 unsigned long flags;
896 u32 residue;
897
898 spin_lock_irqsave(&dwc->lock, flags);
899
900 desc = dwc_find_desc(dwc, cookie);
901 if (desc) {
902 if (desc == dwc_first_active(dwc)) {
903 residue = desc->residue;
904 if (test_bit(DW_DMA_IS_SOFT_LLP, &dwc->flags) && residue)
905 residue -= dwc_get_sent(dwc);
906 } else {
907 residue = desc->total_len;
908 }
909 } else {
910 residue = 0;
911 }
912
913 spin_unlock_irqrestore(&dwc->lock, flags);
914 return residue;
915 }
916
917 static enum dma_status
dwc_tx_status(struct dma_chan * chan,dma_cookie_t cookie,struct dma_tx_state * txstate)918 dwc_tx_status(struct dma_chan *chan,
919 dma_cookie_t cookie,
920 struct dma_tx_state *txstate)
921 {
922 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
923 enum dma_status ret;
924
925 ret = dma_cookie_status(chan, cookie, txstate);
926 if (ret == DMA_COMPLETE)
927 return ret;
928
929 dwc_scan_descriptors(to_dw_dma(chan->device), dwc);
930
931 ret = dma_cookie_status(chan, cookie, txstate);
932 if (ret == DMA_COMPLETE)
933 return ret;
934
935 dma_set_residue(txstate, dwc_get_residue(dwc, cookie));
936
937 if (test_bit(DW_DMA_IS_PAUSED, &dwc->flags) && ret == DMA_IN_PROGRESS)
938 return DMA_PAUSED;
939
940 return ret;
941 }
942
dwc_issue_pending(struct dma_chan * chan)943 static void dwc_issue_pending(struct dma_chan *chan)
944 {
945 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
946 unsigned long flags;
947
948 spin_lock_irqsave(&dwc->lock, flags);
949 if (list_empty(&dwc->active_list))
950 dwc_dostart_first_queued(dwc);
951 spin_unlock_irqrestore(&dwc->lock, flags);
952 }
953
954 /*----------------------------------------------------------------------*/
955
do_dw_dma_off(struct dw_dma * dw)956 void do_dw_dma_off(struct dw_dma *dw)
957 {
958 dma_writel(dw, CFG, 0);
959
960 channel_clear_bit(dw, MASK.XFER, dw->all_chan_mask);
961 channel_clear_bit(dw, MASK.BLOCK, dw->all_chan_mask);
962 channel_clear_bit(dw, MASK.SRC_TRAN, dw->all_chan_mask);
963 channel_clear_bit(dw, MASK.DST_TRAN, dw->all_chan_mask);
964 channel_clear_bit(dw, MASK.ERROR, dw->all_chan_mask);
965
966 while (dma_readl(dw, CFG) & DW_CFG_DMA_EN)
967 cpu_relax();
968 }
969
do_dw_dma_on(struct dw_dma * dw)970 void do_dw_dma_on(struct dw_dma *dw)
971 {
972 dma_writel(dw, CFG, DW_CFG_DMA_EN);
973 }
974
dwc_alloc_chan_resources(struct dma_chan * chan)975 static int dwc_alloc_chan_resources(struct dma_chan *chan)
976 {
977 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
978 struct dw_dma *dw = to_dw_dma(chan->device);
979
980 dev_vdbg(chan2dev(chan), "%s\n", __func__);
981
982 /* ASSERT: channel is idle */
983 if (dma_readl(dw, CH_EN) & dwc->mask) {
984 dev_dbg(chan2dev(chan), "DMA channel not idle?\n");
985 return -EIO;
986 }
987
988 dma_cookie_init(chan);
989
990 /*
991 * NOTE: some controllers may have additional features that we
992 * need to initialize here, like "scatter-gather" (which
993 * doesn't mean what you think it means), and status writeback.
994 */
995
996 /*
997 * We need controller-specific data to set up slave transfers.
998 */
999 if (chan->private && !dw_dma_filter(chan, chan->private)) {
1000 dev_warn(chan2dev(chan), "Wrong controller-specific data\n");
1001 return -EINVAL;
1002 }
1003
1004 /* Enable controller here if needed */
1005 if (!dw->in_use)
1006 do_dw_dma_on(dw);
1007 dw->in_use |= dwc->mask;
1008
1009 return 0;
1010 }
1011
dwc_free_chan_resources(struct dma_chan * chan)1012 static void dwc_free_chan_resources(struct dma_chan *chan)
1013 {
1014 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
1015 struct dw_dma *dw = to_dw_dma(chan->device);
1016 unsigned long flags;
1017
1018 dev_dbg(chan2dev(chan), "%s: descs allocated=%u\n", __func__,
1019 dwc->descs_allocated);
1020
1021 /* ASSERT: channel is idle */
1022 BUG_ON(!list_empty(&dwc->active_list));
1023 BUG_ON(!list_empty(&dwc->queue));
1024 BUG_ON(dma_readl(to_dw_dma(chan->device), CH_EN) & dwc->mask);
1025
1026 spin_lock_irqsave(&dwc->lock, flags);
1027
1028 /* Clear custom channel configuration */
1029 memset(&dwc->dws, 0, sizeof(struct dw_dma_slave));
1030
1031 /* Disable interrupts */
1032 channel_clear_bit(dw, MASK.XFER, dwc->mask);
1033 channel_clear_bit(dw, MASK.BLOCK, dwc->mask);
1034 channel_clear_bit(dw, MASK.ERROR, dwc->mask);
1035
1036 spin_unlock_irqrestore(&dwc->lock, flags);
1037
1038 /* Disable controller in case it was a last user */
1039 dw->in_use &= ~dwc->mask;
1040 if (!dw->in_use)
1041 do_dw_dma_off(dw);
1042
1043 dev_vdbg(chan2dev(chan), "%s: done\n", __func__);
1044 }
1045
dwc_caps(struct dma_chan * chan,struct dma_slave_caps * caps)1046 static void dwc_caps(struct dma_chan *chan, struct dma_slave_caps *caps)
1047 {
1048 struct dw_dma_chan *dwc = to_dw_dma_chan(chan);
1049
1050 caps->max_burst = dwc->max_burst;
1051
1052 /*
1053 * It might be crucial for some devices to have the hardware
1054 * accelerated multi-block transfers supported, aka LLPs in DW DMAC
1055 * notation. So if LLPs are supported then max_sg_burst is set to
1056 * zero which means unlimited number of SG entries can be handled in a
1057 * single DMA transaction, otherwise it's just one SG entry.
1058 */
1059 if (dwc->nollp)
1060 caps->max_sg_burst = 1;
1061 else
1062 caps->max_sg_burst = 0;
1063 }
1064
do_dma_probe(struct dw_dma_chip * chip)1065 int do_dma_probe(struct dw_dma_chip *chip)
1066 {
1067 struct dw_dma *dw = chip->dw;
1068 struct dw_dma_platform_data *pdata;
1069 bool autocfg = false;
1070 unsigned int dw_params;
1071 unsigned int i;
1072 int err;
1073
1074 dw->pdata = devm_kzalloc(chip->dev, sizeof(*dw->pdata), GFP_KERNEL);
1075 if (!dw->pdata)
1076 return -ENOMEM;
1077
1078 dw->regs = chip->regs;
1079
1080 pm_runtime_get_sync(chip->dev);
1081
1082 if (!chip->pdata) {
1083 dw_params = dma_readl(dw, DW_PARAMS);
1084 dev_dbg(chip->dev, "DW_PARAMS: 0x%08x\n", dw_params);
1085
1086 autocfg = dw_params >> DW_PARAMS_EN & 1;
1087 if (!autocfg) {
1088 err = -EINVAL;
1089 goto err_pdata;
1090 }
1091
1092 /* Reassign the platform data pointer */
1093 pdata = dw->pdata;
1094
1095 /* Get hardware configuration parameters */
1096 pdata->nr_channels = (dw_params >> DW_PARAMS_NR_CHAN & 7) + 1;
1097 pdata->nr_masters = (dw_params >> DW_PARAMS_NR_MASTER & 3) + 1;
1098 for (i = 0; i < pdata->nr_masters; i++) {
1099 pdata->data_width[i] =
1100 4 << (dw_params >> DW_PARAMS_DATA_WIDTH(i) & 3);
1101 }
1102 pdata->block_size = dma_readl(dw, MAX_BLK_SIZE);
1103
1104 /* Fill platform data with the default values */
1105 pdata->chan_allocation_order = CHAN_ALLOCATION_ASCENDING;
1106 pdata->chan_priority = CHAN_PRIORITY_ASCENDING;
1107 } else if (chip->pdata->nr_channels > DW_DMA_MAX_NR_CHANNELS) {
1108 err = -EINVAL;
1109 goto err_pdata;
1110 } else {
1111 memcpy(dw->pdata, chip->pdata, sizeof(*dw->pdata));
1112
1113 /* Reassign the platform data pointer */
1114 pdata = dw->pdata;
1115 }
1116
1117 dw->chan = devm_kcalloc(chip->dev, pdata->nr_channels, sizeof(*dw->chan),
1118 GFP_KERNEL);
1119 if (!dw->chan) {
1120 err = -ENOMEM;
1121 goto err_pdata;
1122 }
1123
1124 /* Calculate all channel mask before DMA setup */
1125 dw->all_chan_mask = (1 << pdata->nr_channels) - 1;
1126
1127 /* Force dma off, just in case */
1128 dw->disable(dw);
1129
1130 /* Device and instance ID for IRQ and DMA pool */
1131 dw->set_device_name(dw, chip->id);
1132
1133 /* Create a pool of consistent memory blocks for hardware descriptors */
1134 dw->desc_pool = dmam_pool_create(dw->name, chip->dev,
1135 sizeof(struct dw_desc), 4, 0);
1136 if (!dw->desc_pool) {
1137 dev_err(chip->dev, "No memory for descriptors dma pool\n");
1138 err = -ENOMEM;
1139 goto err_pdata;
1140 }
1141
1142 tasklet_setup(&dw->tasklet, dw_dma_tasklet);
1143
1144 err = request_irq(chip->irq, dw_dma_interrupt, IRQF_SHARED,
1145 dw->name, dw);
1146 if (err)
1147 goto err_pdata;
1148
1149 INIT_LIST_HEAD(&dw->dma.channels);
1150 for (i = 0; i < pdata->nr_channels; i++) {
1151 struct dw_dma_chan *dwc = &dw->chan[i];
1152
1153 dwc->chan.device = &dw->dma;
1154 dma_cookie_init(&dwc->chan);
1155 if (pdata->chan_allocation_order == CHAN_ALLOCATION_ASCENDING)
1156 list_add_tail(&dwc->chan.device_node,
1157 &dw->dma.channels);
1158 else
1159 list_add(&dwc->chan.device_node, &dw->dma.channels);
1160
1161 /* 7 is highest priority & 0 is lowest. */
1162 if (pdata->chan_priority == CHAN_PRIORITY_ASCENDING)
1163 dwc->priority = pdata->nr_channels - i - 1;
1164 else
1165 dwc->priority = i;
1166
1167 dwc->ch_regs = &__dw_regs(dw)->CHAN[i];
1168 spin_lock_init(&dwc->lock);
1169 dwc->mask = 1 << i;
1170
1171 INIT_LIST_HEAD(&dwc->active_list);
1172 INIT_LIST_HEAD(&dwc->queue);
1173
1174 channel_clear_bit(dw, CH_EN, dwc->mask);
1175
1176 dwc->direction = DMA_TRANS_NONE;
1177
1178 /* Hardware configuration */
1179 if (autocfg) {
1180 unsigned int r = DW_DMA_MAX_NR_CHANNELS - i - 1;
1181 void __iomem *addr = &__dw_regs(dw)->DWC_PARAMS[r];
1182 unsigned int dwc_params = readl(addr);
1183
1184 dev_dbg(chip->dev, "DWC_PARAMS[%d]: 0x%08x\n", i,
1185 dwc_params);
1186
1187 /*
1188 * Decode maximum block size for given channel. The
1189 * stored 4 bit value represents blocks from 0x00 for 3
1190 * up to 0x0a for 4095.
1191 */
1192 dwc->block_size =
1193 (4 << ((pdata->block_size >> 4 * i) & 0xf)) - 1;
1194
1195 /*
1196 * According to the DW DMA databook the true scatter-
1197 * gether LLPs aren't available if either multi-block
1198 * config is disabled (CHx_MULTI_BLK_EN == 0) or the
1199 * LLP register is hard-coded to zeros
1200 * (CHx_HC_LLP == 1).
1201 */
1202 dwc->nollp =
1203 (dwc_params >> DWC_PARAMS_MBLK_EN & 0x1) == 0 ||
1204 (dwc_params >> DWC_PARAMS_HC_LLP & 0x1) == 1;
1205 dwc->max_burst =
1206 (0x4 << (dwc_params >> DWC_PARAMS_MSIZE & 0x7));
1207 } else {
1208 dwc->block_size = pdata->block_size;
1209 dwc->nollp = !pdata->multi_block[i];
1210 dwc->max_burst = pdata->max_burst[i] ?: DW_DMA_MAX_BURST;
1211 }
1212 }
1213
1214 /* Clear all interrupts on all channels. */
1215 dma_writel(dw, CLEAR.XFER, dw->all_chan_mask);
1216 dma_writel(dw, CLEAR.BLOCK, dw->all_chan_mask);
1217 dma_writel(dw, CLEAR.SRC_TRAN, dw->all_chan_mask);
1218 dma_writel(dw, CLEAR.DST_TRAN, dw->all_chan_mask);
1219 dma_writel(dw, CLEAR.ERROR, dw->all_chan_mask);
1220
1221 /* Set capabilities */
1222 dma_cap_set(DMA_SLAVE, dw->dma.cap_mask);
1223 dma_cap_set(DMA_PRIVATE, dw->dma.cap_mask);
1224 dma_cap_set(DMA_MEMCPY, dw->dma.cap_mask);
1225
1226 dw->dma.dev = chip->dev;
1227 dw->dma.device_alloc_chan_resources = dwc_alloc_chan_resources;
1228 dw->dma.device_free_chan_resources = dwc_free_chan_resources;
1229
1230 dw->dma.device_prep_dma_memcpy = dwc_prep_dma_memcpy;
1231 dw->dma.device_prep_slave_sg = dwc_prep_slave_sg;
1232
1233 dw->dma.device_caps = dwc_caps;
1234 dw->dma.device_config = dwc_config;
1235 dw->dma.device_pause = dwc_pause;
1236 dw->dma.device_resume = dwc_resume;
1237 dw->dma.device_terminate_all = dwc_terminate_all;
1238
1239 dw->dma.device_tx_status = dwc_tx_status;
1240 dw->dma.device_issue_pending = dwc_issue_pending;
1241
1242 /* DMA capabilities */
1243 dw->dma.min_burst = DW_DMA_MIN_BURST;
1244 dw->dma.max_burst = DW_DMA_MAX_BURST;
1245 dw->dma.src_addr_widths = DW_DMA_BUSWIDTHS;
1246 dw->dma.dst_addr_widths = DW_DMA_BUSWIDTHS;
1247 dw->dma.directions = BIT(DMA_DEV_TO_MEM) | BIT(DMA_MEM_TO_DEV) |
1248 BIT(DMA_MEM_TO_MEM);
1249 dw->dma.residue_granularity = DMA_RESIDUE_GRANULARITY_BURST;
1250
1251 /*
1252 * For now there is no hardware with non uniform maximum block size
1253 * across all of the device channels, so we set the maximum segment
1254 * size as the block size found for the very first channel.
1255 */
1256 dma_set_max_seg_size(dw->dma.dev, dw->chan[0].block_size);
1257
1258 err = dma_async_device_register(&dw->dma);
1259 if (err)
1260 goto err_dma_register;
1261
1262 dev_info(chip->dev, "DesignWare DMA Controller, %d channels\n",
1263 pdata->nr_channels);
1264
1265 pm_runtime_put_sync_suspend(chip->dev);
1266
1267 return 0;
1268
1269 err_dma_register:
1270 free_irq(chip->irq, dw);
1271 err_pdata:
1272 pm_runtime_put_sync_suspend(chip->dev);
1273 return err;
1274 }
1275
do_dma_remove(struct dw_dma_chip * chip)1276 int do_dma_remove(struct dw_dma_chip *chip)
1277 {
1278 struct dw_dma *dw = chip->dw;
1279 struct dw_dma_chan *dwc, *_dwc;
1280
1281 pm_runtime_get_sync(chip->dev);
1282
1283 do_dw_dma_off(dw);
1284 dma_async_device_unregister(&dw->dma);
1285
1286 free_irq(chip->irq, dw);
1287 tasklet_kill(&dw->tasklet);
1288
1289 list_for_each_entry_safe(dwc, _dwc, &dw->dma.channels,
1290 chan.device_node) {
1291 list_del(&dwc->chan.device_node);
1292 channel_clear_bit(dw, CH_EN, dwc->mask);
1293 }
1294
1295 pm_runtime_put_sync_suspend(chip->dev);
1296 return 0;
1297 }
1298
do_dw_dma_disable(struct dw_dma_chip * chip)1299 int do_dw_dma_disable(struct dw_dma_chip *chip)
1300 {
1301 struct dw_dma *dw = chip->dw;
1302
1303 dw->disable(dw);
1304 return 0;
1305 }
1306 EXPORT_SYMBOL_GPL(do_dw_dma_disable);
1307
do_dw_dma_enable(struct dw_dma_chip * chip)1308 int do_dw_dma_enable(struct dw_dma_chip *chip)
1309 {
1310 struct dw_dma *dw = chip->dw;
1311
1312 dw->enable(dw);
1313 return 0;
1314 }
1315 EXPORT_SYMBOL_GPL(do_dw_dma_enable);
1316
1317 MODULE_LICENSE("GPL v2");
1318 MODULE_DESCRIPTION("Synopsys DesignWare DMA Controller core driver");
1319 MODULE_AUTHOR("Haavard Skinnemoen (Atmel)");
1320 MODULE_AUTHOR("Viresh Kumar <vireshk@kernel.org>");
1321