Home
last modified time | relevance | path

Searched defs:UVD_MPC_SET_MUX__SET_2__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_7_0_sh_mask.h636 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Duvd_3_1_sh_mask.h514 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
Duvd_4_0_sh_mask.h533 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x00000006 macro
Duvd_4_2_sh_mask.h518 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
Duvd_5_0_sh_mask.h550 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
Duvd_6_0_sh_mask.h552 #define UVD_MPC_SET_MUX__SET_2__SHIFT 0x6 macro
/linux-6.6.21/drivers/gpu/drm/amd/include/asic_reg/vcn/
Dvcn_1_0_sh_mask.h1143 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_2_5_sh_mask.h2884 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_2_0_0_sh_mask.h2649 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_2_6_0_sh_mask.h2876 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_3_0_0_sh_mask.h3957 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_4_0_0_sh_mask.h4207 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro
Dvcn_4_0_3_sh_mask.h4250 #define UVD_MPC_SET_MUX__SET_2__SHIFT … macro