1 /* bnx2x.h: Broadcom Everest network driver.
2 *
3 * Copyright (c) 2007-2012 Broadcom Corporation
4 *
5 * This program is free software; you can redistribute it and/or modify
6 * it under the terms of the GNU General Public License as published by
7 * the Free Software Foundation.
8 *
9 * Maintained by: Eilon Greenstein <eilong@broadcom.com>
10 * Written by: Eliezer Tamir
11 * Based on code from Michael Chan's bnx2 driver
12 */
13
14 #ifndef BNX2X_H
15 #define BNX2X_H
16 #include <linux/netdevice.h>
17 #include <linux/dma-mapping.h>
18 #include <linux/types.h>
19
20 /* compilation time flags */
21
22 /* define this to make the driver freeze on error to allow getting debug info
23 * (you will need to reboot afterwards) */
24 /* #define BNX2X_STOP_ON_ERROR */
25
26 #define DRV_MODULE_VERSION "1.72.10-0"
27 #define DRV_MODULE_RELDATE "2012/02/20"
28 #define BNX2X_BC_VER 0x040200
29
30 #if defined(CONFIG_DCB)
31 #define BCM_DCBNL
32 #endif
33 #if defined(CONFIG_CNIC) || defined(CONFIG_CNIC_MODULE)
34 #define BCM_CNIC 1
35 #include "../cnic_if.h"
36 #endif
37
38 #ifdef BCM_CNIC
39 #define BNX2X_MIN_MSIX_VEC_CNT 3
40 #define BNX2X_MSIX_VEC_FP_START 2
41 #else
42 #define BNX2X_MIN_MSIX_VEC_CNT 2
43 #define BNX2X_MSIX_VEC_FP_START 1
44 #endif
45
46 #include <linux/mdio.h>
47
48 #include "bnx2x_reg.h"
49 #include "bnx2x_fw_defs.h"
50 #include "bnx2x_hsi.h"
51 #include "bnx2x_link.h"
52 #include "bnx2x_sp.h"
53 #include "bnx2x_dcb.h"
54 #include "bnx2x_stats.h"
55
56 /* error/debug prints */
57
58 #define DRV_MODULE_NAME "bnx2x"
59
60 /* for messages that are currently off */
61 #define BNX2X_MSG_OFF 0x0
62 #define BNX2X_MSG_MCP 0x0010000 /* was: NETIF_MSG_HW */
63 #define BNX2X_MSG_STATS 0x0020000 /* was: NETIF_MSG_TIMER */
64 #define BNX2X_MSG_NVM 0x0040000 /* was: NETIF_MSG_HW */
65 #define BNX2X_MSG_DMAE 0x0080000 /* was: NETIF_MSG_HW */
66 #define BNX2X_MSG_SP 0x0100000 /* was: NETIF_MSG_INTR */
67 #define BNX2X_MSG_FP 0x0200000 /* was: NETIF_MSG_INTR */
68 #define BNX2X_MSG_IOV 0x0800000
69 #define BNX2X_MSG_IDLE 0x2000000 /* used for idle check*/
70 #define BNX2X_MSG_ETHTOOL 0x4000000
71 #define BNX2X_MSG_DCB 0x8000000
72
73 /* regular debug print */
74 #define DP(__mask, fmt, ...) \
75 do { \
76 if (unlikely(bp->msg_enable & (__mask))) \
77 pr_notice("[%s:%d(%s)]" fmt, \
78 __func__, __LINE__, \
79 bp->dev ? (bp->dev->name) : "?", \
80 ##__VA_ARGS__); \
81 } while (0)
82
83 #define DP_CONT(__mask, fmt, ...) \
84 do { \
85 if (unlikely(bp->msg_enable & (__mask))) \
86 pr_cont(fmt, ##__VA_ARGS__); \
87 } while (0)
88
89 /* errors debug print */
90 #define BNX2X_DBG_ERR(fmt, ...) \
91 do { \
92 if (unlikely(netif_msg_probe(bp))) \
93 pr_err("[%s:%d(%s)]" fmt, \
94 __func__, __LINE__, \
95 bp->dev ? (bp->dev->name) : "?", \
96 ##__VA_ARGS__); \
97 } while (0)
98
99 /* for errors (never masked) */
100 #define BNX2X_ERR(fmt, ...) \
101 do { \
102 pr_err("[%s:%d(%s)]" fmt, \
103 __func__, __LINE__, \
104 bp->dev ? (bp->dev->name) : "?", \
105 ##__VA_ARGS__); \
106 } while (0)
107
108 #define BNX2X_ERROR(fmt, ...) \
109 pr_err("[%s:%d]" fmt, __func__, __LINE__, ##__VA_ARGS__)
110
111
112 /* before we have a dev->name use dev_info() */
113 #define BNX2X_DEV_INFO(fmt, ...) \
114 do { \
115 if (unlikely(netif_msg_probe(bp))) \
116 dev_info(&bp->pdev->dev, fmt, ##__VA_ARGS__); \
117 } while (0)
118
119 #ifdef BNX2X_STOP_ON_ERROR
120 void bnx2x_int_disable(struct bnx2x *bp);
121 #define bnx2x_panic() \
122 do { \
123 bp->panic = 1; \
124 BNX2X_ERR("driver assert\n"); \
125 bnx2x_int_disable(bp); \
126 bnx2x_panic_dump(bp); \
127 } while (0)
128 #else
129 #define bnx2x_panic() \
130 do { \
131 bp->panic = 1; \
132 BNX2X_ERR("driver assert\n"); \
133 bnx2x_panic_dump(bp); \
134 } while (0)
135 #endif
136
137 #define bnx2x_mc_addr(ha) ((ha)->addr)
138 #define bnx2x_uc_addr(ha) ((ha)->addr)
139
140 #define U64_LO(x) (u32)(((u64)(x)) & 0xffffffff)
141 #define U64_HI(x) (u32)(((u64)(x)) >> 32)
142 #define HILO_U64(hi, lo) ((((u64)(hi)) << 32) + (lo))
143
144
145 #define REG_ADDR(bp, offset) ((bp->regview) + (offset))
146
147 #define REG_RD(bp, offset) readl(REG_ADDR(bp, offset))
148 #define REG_RD8(bp, offset) readb(REG_ADDR(bp, offset))
149 #define REG_RD16(bp, offset) readw(REG_ADDR(bp, offset))
150
151 #define REG_WR(bp, offset, val) writel((u32)val, REG_ADDR(bp, offset))
152 #define REG_WR8(bp, offset, val) writeb((u8)val, REG_ADDR(bp, offset))
153 #define REG_WR16(bp, offset, val) writew((u16)val, REG_ADDR(bp, offset))
154
155 #define REG_RD_IND(bp, offset) bnx2x_reg_rd_ind(bp, offset)
156 #define REG_WR_IND(bp, offset, val) bnx2x_reg_wr_ind(bp, offset, val)
157
158 #define REG_RD_DMAE(bp, offset, valp, len32) \
159 do { \
160 bnx2x_read_dmae(bp, offset, len32);\
161 memcpy(valp, bnx2x_sp(bp, wb_data[0]), (len32) * 4); \
162 } while (0)
163
164 #define REG_WR_DMAE(bp, offset, valp, len32) \
165 do { \
166 memcpy(bnx2x_sp(bp, wb_data[0]), valp, (len32) * 4); \
167 bnx2x_write_dmae(bp, bnx2x_sp_mapping(bp, wb_data), \
168 offset, len32); \
169 } while (0)
170
171 #define REG_WR_DMAE_LEN(bp, offset, valp, len32) \
172 REG_WR_DMAE(bp, offset, valp, len32)
173
174 #define VIRT_WR_DMAE_LEN(bp, data, addr, len32, le32_swap) \
175 do { \
176 memcpy(GUNZIP_BUF(bp), data, (len32) * 4); \
177 bnx2x_write_big_buf_wb(bp, addr, len32); \
178 } while (0)
179
180 #define SHMEM_ADDR(bp, field) (bp->common.shmem_base + \
181 offsetof(struct shmem_region, field))
182 #define SHMEM_RD(bp, field) REG_RD(bp, SHMEM_ADDR(bp, field))
183 #define SHMEM_WR(bp, field, val) REG_WR(bp, SHMEM_ADDR(bp, field), val)
184
185 #define SHMEM2_ADDR(bp, field) (bp->common.shmem2_base + \
186 offsetof(struct shmem2_region, field))
187 #define SHMEM2_RD(bp, field) REG_RD(bp, SHMEM2_ADDR(bp, field))
188 #define SHMEM2_WR(bp, field, val) REG_WR(bp, SHMEM2_ADDR(bp, field), val)
189 #define MF_CFG_ADDR(bp, field) (bp->common.mf_cfg_base + \
190 offsetof(struct mf_cfg, field))
191 #define MF2_CFG_ADDR(bp, field) (bp->common.mf2_cfg_base + \
192 offsetof(struct mf2_cfg, field))
193
194 #define MF_CFG_RD(bp, field) REG_RD(bp, MF_CFG_ADDR(bp, field))
195 #define MF_CFG_WR(bp, field, val) REG_WR(bp,\
196 MF_CFG_ADDR(bp, field), (val))
197 #define MF2_CFG_RD(bp, field) REG_RD(bp, MF2_CFG_ADDR(bp, field))
198
199 #define SHMEM2_HAS(bp, field) ((bp)->common.shmem2_base && \
200 (SHMEM2_RD((bp), size) > \
201 offsetof(struct shmem2_region, field)))
202
203 #define EMAC_RD(bp, reg) REG_RD(bp, emac_base + reg)
204 #define EMAC_WR(bp, reg, val) REG_WR(bp, emac_base + reg, val)
205
206 /* SP SB indices */
207
208 /* General SP events - stats query, cfc delete, etc */
209 #define HC_SP_INDEX_ETH_DEF_CONS 3
210
211 /* EQ completions */
212 #define HC_SP_INDEX_EQ_CONS 7
213
214 /* FCoE L2 connection completions */
215 #define HC_SP_INDEX_ETH_FCOE_TX_CQ_CONS 6
216 #define HC_SP_INDEX_ETH_FCOE_RX_CQ_CONS 4
217 /* iSCSI L2 */
218 #define HC_SP_INDEX_ETH_ISCSI_CQ_CONS 5
219 #define HC_SP_INDEX_ETH_ISCSI_RX_CQ_CONS 1
220
221 /* Special clients parameters */
222
223 /* SB indices */
224 /* FCoE L2 */
225 #define BNX2X_FCOE_L2_RX_INDEX \
226 (&bp->def_status_blk->sp_sb.\
227 index_values[HC_SP_INDEX_ETH_FCOE_RX_CQ_CONS])
228
229 #define BNX2X_FCOE_L2_TX_INDEX \
230 (&bp->def_status_blk->sp_sb.\
231 index_values[HC_SP_INDEX_ETH_FCOE_TX_CQ_CONS])
232
233 /**
234 * CIDs and CLIDs:
235 * CLIDs below is a CLID for func 0, then the CLID for other
236 * functions will be calculated by the formula:
237 *
238 * FUNC_N_CLID_X = N * NUM_SPECIAL_CLIENTS + FUNC_0_CLID_X
239 *
240 */
241 enum {
242 BNX2X_ISCSI_ETH_CL_ID_IDX,
243 BNX2X_FCOE_ETH_CL_ID_IDX,
244 BNX2X_MAX_CNIC_ETH_CL_ID_IDX,
245 };
246
247 #define BNX2X_CNIC_START_ETH_CID 48
248 enum {
249 /* iSCSI L2 */
250 BNX2X_ISCSI_ETH_CID = BNX2X_CNIC_START_ETH_CID,
251 /* FCoE L2 */
252 BNX2X_FCOE_ETH_CID,
253 };
254
255 /** Additional rings budgeting */
256 #ifdef BCM_CNIC
257 #define CNIC_PRESENT 1
258 #define FCOE_PRESENT 1
259 #else
260 #define CNIC_PRESENT 0
261 #define FCOE_PRESENT 0
262 #endif /* BCM_CNIC */
263 #define NON_ETH_CONTEXT_USE (FCOE_PRESENT)
264
265 #define AEU_IN_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR \
266 AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR
267
268 #define SM_RX_ID 0
269 #define SM_TX_ID 1
270
271 /* defines for multiple tx priority indices */
272 #define FIRST_TX_ONLY_COS_INDEX 1
273 #define FIRST_TX_COS_INDEX 0
274
275 /* defines for decodeing the fastpath index and the cos index out of the
276 * transmission queue index
277 */
278 #define MAX_TXQS_PER_COS FP_SB_MAX_E1x
279
280 #define TXQ_TO_FP(txq_index) ((txq_index) % MAX_TXQS_PER_COS)
281 #define TXQ_TO_COS(txq_index) ((txq_index) / MAX_TXQS_PER_COS)
282
283 /* rules for calculating the cids of tx-only connections */
284 #define CID_TO_FP(cid) ((cid) % MAX_TXQS_PER_COS)
285 #define CID_COS_TO_TX_ONLY_CID(cid, cos) (cid + cos * MAX_TXQS_PER_COS)
286
287 /* fp index inside class of service range */
288 #define FP_COS_TO_TXQ(fp, cos) ((fp)->index + cos * MAX_TXQS_PER_COS)
289
290 /*
291 * 0..15 eth cos0
292 * 16..31 eth cos1 if applicable
293 * 32..47 eth cos2 If applicable
294 * fcoe queue follows eth queues (16, 32, 48 depending on cos)
295 */
296 #define MAX_ETH_TXQ_IDX(bp) (MAX_TXQS_PER_COS * (bp)->max_cos)
297 #define FCOE_TXQ_IDX(bp) (MAX_ETH_TXQ_IDX(bp))
298
299 /* fast path */
300 /*
301 * This driver uses new build_skb() API :
302 * RX ring buffer contains pointer to kmalloc() data only,
303 * skb are built only after Hardware filled the frame.
304 */
305 struct sw_rx_bd {
306 u8 *data;
307 DEFINE_DMA_UNMAP_ADDR(mapping);
308 };
309
310 struct sw_tx_bd {
311 struct sk_buff *skb;
312 u16 first_bd;
313 u8 flags;
314 /* Set on the first BD descriptor when there is a split BD */
315 #define BNX2X_TSO_SPLIT_BD (1<<0)
316 };
317
318 struct sw_rx_page {
319 struct page *page;
320 DEFINE_DMA_UNMAP_ADDR(mapping);
321 };
322
323 union db_prod {
324 struct doorbell_set_prod data;
325 u32 raw;
326 };
327
328 /* dropless fc FW/HW related params */
329 #define BRB_SIZE(bp) (CHIP_IS_E3(bp) ? 1024 : 512)
330 #define MAX_AGG_QS(bp) (CHIP_IS_E1(bp) ? \
331 ETH_MAX_AGGREGATION_QUEUES_E1 :\
332 ETH_MAX_AGGREGATION_QUEUES_E1H_E2)
333 #define FW_DROP_LEVEL(bp) (3 + MAX_SPQ_PENDING + MAX_AGG_QS(bp))
334 #define FW_PREFETCH_CNT 16
335 #define DROPLESS_FC_HEADROOM 100
336
337 /* MC hsi */
338 #define BCM_PAGE_SHIFT 12
339 #define BCM_PAGE_SIZE (1 << BCM_PAGE_SHIFT)
340 #define BCM_PAGE_MASK (~(BCM_PAGE_SIZE - 1))
341 #define BCM_PAGE_ALIGN(addr) (((addr) + BCM_PAGE_SIZE - 1) & BCM_PAGE_MASK)
342
343 #define PAGES_PER_SGE_SHIFT 0
344 #define PAGES_PER_SGE (1 << PAGES_PER_SGE_SHIFT)
345 #define SGE_PAGE_SIZE PAGE_SIZE
346 #define SGE_PAGE_SHIFT PAGE_SHIFT
347 #define SGE_PAGE_ALIGN(addr) PAGE_ALIGN((typeof(PAGE_SIZE))(addr))
348 #define SGE_PAGES (SGE_PAGE_SIZE * PAGES_PER_SGE)
349
350 /* SGE ring related macros */
351 #define NUM_RX_SGE_PAGES 2
352 #define RX_SGE_CNT (BCM_PAGE_SIZE / sizeof(struct eth_rx_sge))
353 #define NEXT_PAGE_SGE_DESC_CNT 2
354 #define MAX_RX_SGE_CNT (RX_SGE_CNT - NEXT_PAGE_SGE_DESC_CNT)
355 /* RX_SGE_CNT is promised to be a power of 2 */
356 #define RX_SGE_MASK (RX_SGE_CNT - 1)
357 #define NUM_RX_SGE (RX_SGE_CNT * NUM_RX_SGE_PAGES)
358 #define MAX_RX_SGE (NUM_RX_SGE - 1)
359 #define NEXT_SGE_IDX(x) ((((x) & RX_SGE_MASK) == \
360 (MAX_RX_SGE_CNT - 1)) ? \
361 (x) + 1 + NEXT_PAGE_SGE_DESC_CNT : \
362 (x) + 1)
363 #define RX_SGE(x) ((x) & MAX_RX_SGE)
364
365 /*
366 * Number of required SGEs is the sum of two:
367 * 1. Number of possible opened aggregations (next packet for
368 * these aggregations will probably consume SGE immidiatelly)
369 * 2. Rest of BRB blocks divided by 2 (block will consume new SGE only
370 * after placement on BD for new TPA aggregation)
371 *
372 * Takes into account NEXT_PAGE_SGE_DESC_CNT "next" elements on each page
373 */
374 #define NUM_SGE_REQ (MAX_AGG_QS(bp) + \
375 (BRB_SIZE(bp) - MAX_AGG_QS(bp)) / 2)
376 #define NUM_SGE_PG_REQ ((NUM_SGE_REQ + MAX_RX_SGE_CNT - 1) / \
377 MAX_RX_SGE_CNT)
378 #define SGE_TH_LO(bp) (NUM_SGE_REQ + \
379 NUM_SGE_PG_REQ * NEXT_PAGE_SGE_DESC_CNT)
380 #define SGE_TH_HI(bp) (SGE_TH_LO(bp) + DROPLESS_FC_HEADROOM)
381
382 /* Manipulate a bit vector defined as an array of u64 */
383
384 /* Number of bits in one sge_mask array element */
385 #define BIT_VEC64_ELEM_SZ 64
386 #define BIT_VEC64_ELEM_SHIFT 6
387 #define BIT_VEC64_ELEM_MASK ((u64)BIT_VEC64_ELEM_SZ - 1)
388
389
390 #define __BIT_VEC64_SET_BIT(el, bit) \
391 do { \
392 el = ((el) | ((u64)0x1 << (bit))); \
393 } while (0)
394
395 #define __BIT_VEC64_CLEAR_BIT(el, bit) \
396 do { \
397 el = ((el) & (~((u64)0x1 << (bit)))); \
398 } while (0)
399
400
401 #define BIT_VEC64_SET_BIT(vec64, idx) \
402 __BIT_VEC64_SET_BIT((vec64)[(idx) >> BIT_VEC64_ELEM_SHIFT], \
403 (idx) & BIT_VEC64_ELEM_MASK)
404
405 #define BIT_VEC64_CLEAR_BIT(vec64, idx) \
406 __BIT_VEC64_CLEAR_BIT((vec64)[(idx) >> BIT_VEC64_ELEM_SHIFT], \
407 (idx) & BIT_VEC64_ELEM_MASK)
408
409 #define BIT_VEC64_TEST_BIT(vec64, idx) \
410 (((vec64)[(idx) >> BIT_VEC64_ELEM_SHIFT] >> \
411 ((idx) & BIT_VEC64_ELEM_MASK)) & 0x1)
412
413 /* Creates a bitmask of all ones in less significant bits.
414 idx - index of the most significant bit in the created mask */
415 #define BIT_VEC64_ONES_MASK(idx) \
416 (((u64)0x1 << (((idx) & BIT_VEC64_ELEM_MASK) + 1)) - 1)
417 #define BIT_VEC64_ELEM_ONE_MASK ((u64)(~0))
418
419 /*******************************************************/
420
421
422
423 /* Number of u64 elements in SGE mask array */
424 #define RX_SGE_MASK_LEN (NUM_RX_SGE / BIT_VEC64_ELEM_SZ)
425 #define RX_SGE_MASK_LEN_MASK (RX_SGE_MASK_LEN - 1)
426 #define NEXT_SGE_MASK_ELEM(el) (((el) + 1) & RX_SGE_MASK_LEN_MASK)
427
428 union host_hc_status_block {
429 /* pointer to fp status block e1x */
430 struct host_hc_status_block_e1x *e1x_sb;
431 /* pointer to fp status block e2 */
432 struct host_hc_status_block_e2 *e2_sb;
433 };
434
435 struct bnx2x_agg_info {
436 /*
437 * First aggregation buffer is a data buffer, the following - are pages.
438 * We will preallocate the data buffer for each aggregation when
439 * we open the interface and will replace the BD at the consumer
440 * with this one when we receive the TPA_START CQE in order to
441 * keep the Rx BD ring consistent.
442 */
443 struct sw_rx_bd first_buf;
444 u8 tpa_state;
445 #define BNX2X_TPA_START 1
446 #define BNX2X_TPA_STOP 2
447 #define BNX2X_TPA_ERROR 3
448 u8 placement_offset;
449 u16 parsing_flags;
450 u16 vlan_tag;
451 u16 len_on_bd;
452 u32 rxhash;
453 u16 gro_size;
454 u16 full_page;
455 };
456
457 #define Q_STATS_OFFSET32(stat_name) \
458 (offsetof(struct bnx2x_eth_q_stats, stat_name) / 4)
459
460 struct bnx2x_fp_txdata {
461
462 struct sw_tx_bd *tx_buf_ring;
463
464 union eth_tx_bd_types *tx_desc_ring;
465 dma_addr_t tx_desc_mapping;
466
467 u32 cid;
468
469 union db_prod tx_db;
470
471 u16 tx_pkt_prod;
472 u16 tx_pkt_cons;
473 u16 tx_bd_prod;
474 u16 tx_bd_cons;
475
476 unsigned long tx_pkt;
477
478 __le16 *tx_cons_sb;
479
480 int txq_index;
481 };
482
483 enum bnx2x_tpa_mode_t {
484 TPA_MODE_LRO,
485 TPA_MODE_GRO
486 };
487
488 struct bnx2x_fastpath {
489 struct bnx2x *bp; /* parent */
490
491 #define BNX2X_NAPI_WEIGHT 128
492 struct napi_struct napi;
493 union host_hc_status_block status_blk;
494 /* chip independed shortcuts into sb structure */
495 __le16 *sb_index_values;
496 __le16 *sb_running_index;
497 /* chip independed shortcut into rx_prods_offset memory */
498 u32 ustorm_rx_prods_offset;
499
500 u32 rx_buf_size;
501
502 dma_addr_t status_blk_mapping;
503
504 enum bnx2x_tpa_mode_t mode;
505
506 u8 max_cos; /* actual number of active tx coses */
507 struct bnx2x_fp_txdata txdata[BNX2X_MULTI_TX_COS];
508
509 struct sw_rx_bd *rx_buf_ring; /* BDs mappings ring */
510 struct sw_rx_page *rx_page_ring; /* SGE pages mappings ring */
511
512 struct eth_rx_bd *rx_desc_ring;
513 dma_addr_t rx_desc_mapping;
514
515 union eth_rx_cqe *rx_comp_ring;
516 dma_addr_t rx_comp_mapping;
517
518 /* SGE ring */
519 struct eth_rx_sge *rx_sge_ring;
520 dma_addr_t rx_sge_mapping;
521
522 u64 sge_mask[RX_SGE_MASK_LEN];
523
524 u32 cid;
525
526 __le16 fp_hc_idx;
527
528 u8 index; /* number in fp array */
529 u8 rx_queue; /* index for skb_record */
530 u8 cl_id; /* eth client id */
531 u8 cl_qzone_id;
532 u8 fw_sb_id; /* status block number in FW */
533 u8 igu_sb_id; /* status block number in HW */
534
535 u16 rx_bd_prod;
536 u16 rx_bd_cons;
537 u16 rx_comp_prod;
538 u16 rx_comp_cons;
539 u16 rx_sge_prod;
540 /* The last maximal completed SGE */
541 u16 last_max_sge;
542 __le16 *rx_cons_sb;
543 unsigned long rx_pkt,
544 rx_calls;
545
546 /* TPA related */
547 struct bnx2x_agg_info tpa_info[ETH_MAX_AGGREGATION_QUEUES_E1H_E2];
548 u8 disable_tpa;
549 #ifdef BNX2X_STOP_ON_ERROR
550 u64 tpa_queue_used;
551 #endif
552
553 struct tstorm_per_queue_stats old_tclient;
554 struct ustorm_per_queue_stats old_uclient;
555 struct xstorm_per_queue_stats old_xclient;
556 struct bnx2x_eth_q_stats eth_q_stats;
557 struct bnx2x_eth_q_stats_old eth_q_stats_old;
558
559 /* The size is calculated using the following:
560 sizeof name field from netdev structure +
561 4 ('-Xx-' string) +
562 4 (for the digits and to make it DWORD aligned) */
563 #define FP_NAME_SIZE (sizeof(((struct net_device *)0)->name) + 8)
564 char name[FP_NAME_SIZE];
565
566 /* MACs object */
567 struct bnx2x_vlan_mac_obj mac_obj;
568
569 /* Queue State object */
570 struct bnx2x_queue_sp_obj q_obj;
571
572 };
573
574 #define bnx2x_fp(bp, nr, var) (bp->fp[nr].var)
575
576 /* Use 2500 as a mini-jumbo MTU for FCoE */
577 #define BNX2X_FCOE_MINI_JUMBO_MTU 2500
578
579 /* FCoE L2 `fastpath' entry is right after the eth entries */
580 #define FCOE_IDX BNX2X_NUM_ETH_QUEUES(bp)
581 #define bnx2x_fcoe_fp(bp) (&bp->fp[FCOE_IDX])
582 #define bnx2x_fcoe(bp, var) (bnx2x_fcoe_fp(bp)->var)
583 #define bnx2x_fcoe_tx(bp, var) (bnx2x_fcoe_fp(bp)-> \
584 txdata[FIRST_TX_COS_INDEX].var)
585
586
587 #define IS_ETH_FP(fp) (fp->index < \
588 BNX2X_NUM_ETH_QUEUES(fp->bp))
589 #ifdef BCM_CNIC
590 #define IS_FCOE_FP(fp) (fp->index == FCOE_IDX)
591 #define IS_FCOE_IDX(idx) ((idx) == FCOE_IDX)
592 #else
593 #define IS_FCOE_FP(fp) false
594 #define IS_FCOE_IDX(idx) false
595 #endif
596
597
598 /* MC hsi */
599 #define MAX_FETCH_BD 13 /* HW max BDs per packet */
600 #define RX_COPY_THRESH 92
601
602 #define NUM_TX_RINGS 16
603 #define TX_DESC_CNT (BCM_PAGE_SIZE / sizeof(union eth_tx_bd_types))
604 #define NEXT_PAGE_TX_DESC_CNT 1
605 #define MAX_TX_DESC_CNT (TX_DESC_CNT - NEXT_PAGE_TX_DESC_CNT)
606 #define NUM_TX_BD (TX_DESC_CNT * NUM_TX_RINGS)
607 #define MAX_TX_BD (NUM_TX_BD - 1)
608 #define MAX_TX_AVAIL (MAX_TX_DESC_CNT * NUM_TX_RINGS - 2)
609 #define NEXT_TX_IDX(x) ((((x) & MAX_TX_DESC_CNT) == \
610 (MAX_TX_DESC_CNT - 1)) ? \
611 (x) + 1 + NEXT_PAGE_TX_DESC_CNT : \
612 (x) + 1)
613 #define TX_BD(x) ((x) & MAX_TX_BD)
614 #define TX_BD_POFF(x) ((x) & MAX_TX_DESC_CNT)
615
616 /* The RX BD ring is special, each bd is 8 bytes but the last one is 16 */
617 #define NUM_RX_RINGS 8
618 #define RX_DESC_CNT (BCM_PAGE_SIZE / sizeof(struct eth_rx_bd))
619 #define NEXT_PAGE_RX_DESC_CNT 2
620 #define MAX_RX_DESC_CNT (RX_DESC_CNT - NEXT_PAGE_RX_DESC_CNT)
621 #define RX_DESC_MASK (RX_DESC_CNT - 1)
622 #define NUM_RX_BD (RX_DESC_CNT * NUM_RX_RINGS)
623 #define MAX_RX_BD (NUM_RX_BD - 1)
624 #define MAX_RX_AVAIL (MAX_RX_DESC_CNT * NUM_RX_RINGS - 2)
625
626 /* dropless fc calculations for BDs
627 *
628 * Number of BDs should as number of buffers in BRB:
629 * Low threshold takes into account NEXT_PAGE_RX_DESC_CNT
630 * "next" elements on each page
631 */
632 #define NUM_BD_REQ BRB_SIZE(bp)
633 #define NUM_BD_PG_REQ ((NUM_BD_REQ + MAX_RX_DESC_CNT - 1) / \
634 MAX_RX_DESC_CNT)
635 #define BD_TH_LO(bp) (NUM_BD_REQ + \
636 NUM_BD_PG_REQ * NEXT_PAGE_RX_DESC_CNT + \
637 FW_DROP_LEVEL(bp))
638 #define BD_TH_HI(bp) (BD_TH_LO(bp) + DROPLESS_FC_HEADROOM)
639
640 #define MIN_RX_AVAIL ((bp)->dropless_fc ? BD_TH_HI(bp) + 128 : 128)
641
642 #define MIN_RX_SIZE_TPA_HW (CHIP_IS_E1(bp) ? \
643 ETH_MIN_RX_CQES_WITH_TPA_E1 : \
644 ETH_MIN_RX_CQES_WITH_TPA_E1H_E2)
645 #define MIN_RX_SIZE_NONTPA_HW ETH_MIN_RX_CQES_WITHOUT_TPA
646 #define MIN_RX_SIZE_TPA (max_t(u32, MIN_RX_SIZE_TPA_HW, MIN_RX_AVAIL))
647 #define MIN_RX_SIZE_NONTPA (max_t(u32, MIN_RX_SIZE_NONTPA_HW,\
648 MIN_RX_AVAIL))
649
650 #define NEXT_RX_IDX(x) ((((x) & RX_DESC_MASK) == \
651 (MAX_RX_DESC_CNT - 1)) ? \
652 (x) + 1 + NEXT_PAGE_RX_DESC_CNT : \
653 (x) + 1)
654 #define RX_BD(x) ((x) & MAX_RX_BD)
655
656 /*
657 * As long as CQE is X times bigger than BD entry we have to allocate X times
658 * more pages for CQ ring in order to keep it balanced with BD ring
659 */
660 #define CQE_BD_REL (sizeof(union eth_rx_cqe) / sizeof(struct eth_rx_bd))
661 #define NUM_RCQ_RINGS (NUM_RX_RINGS * CQE_BD_REL)
662 #define RCQ_DESC_CNT (BCM_PAGE_SIZE / sizeof(union eth_rx_cqe))
663 #define NEXT_PAGE_RCQ_DESC_CNT 1
664 #define MAX_RCQ_DESC_CNT (RCQ_DESC_CNT - NEXT_PAGE_RCQ_DESC_CNT)
665 #define NUM_RCQ_BD (RCQ_DESC_CNT * NUM_RCQ_RINGS)
666 #define MAX_RCQ_BD (NUM_RCQ_BD - 1)
667 #define MAX_RCQ_AVAIL (MAX_RCQ_DESC_CNT * NUM_RCQ_RINGS - 2)
668 #define NEXT_RCQ_IDX(x) ((((x) & MAX_RCQ_DESC_CNT) == \
669 (MAX_RCQ_DESC_CNT - 1)) ? \
670 (x) + 1 + NEXT_PAGE_RCQ_DESC_CNT : \
671 (x) + 1)
672 #define RCQ_BD(x) ((x) & MAX_RCQ_BD)
673
674 /* dropless fc calculations for RCQs
675 *
676 * Number of RCQs should be as number of buffers in BRB:
677 * Low threshold takes into account NEXT_PAGE_RCQ_DESC_CNT
678 * "next" elements on each page
679 */
680 #define NUM_RCQ_REQ BRB_SIZE(bp)
681 #define NUM_RCQ_PG_REQ ((NUM_BD_REQ + MAX_RCQ_DESC_CNT - 1) / \
682 MAX_RCQ_DESC_CNT)
683 #define RCQ_TH_LO(bp) (NUM_RCQ_REQ + \
684 NUM_RCQ_PG_REQ * NEXT_PAGE_RCQ_DESC_CNT + \
685 FW_DROP_LEVEL(bp))
686 #define RCQ_TH_HI(bp) (RCQ_TH_LO(bp) + DROPLESS_FC_HEADROOM)
687
688
689 /* This is needed for determining of last_max */
690 #define SUB_S16(a, b) (s16)((s16)(a) - (s16)(b))
691 #define SUB_S32(a, b) (s32)((s32)(a) - (s32)(b))
692
693
694 #define BNX2X_SWCID_SHIFT 17
695 #define BNX2X_SWCID_MASK ((0x1 << BNX2X_SWCID_SHIFT) - 1)
696
697 /* used on a CID received from the HW */
698 #define SW_CID(x) (le32_to_cpu(x) & BNX2X_SWCID_MASK)
699 #define CQE_CMD(x) (le32_to_cpu(x) >> \
700 COMMON_RAMROD_ETH_RX_CQE_CMD_ID_SHIFT)
701
702 #define BD_UNMAP_ADDR(bd) HILO_U64(le32_to_cpu((bd)->addr_hi), \
703 le32_to_cpu((bd)->addr_lo))
704 #define BD_UNMAP_LEN(bd) (le16_to_cpu((bd)->nbytes))
705
706 #define BNX2X_DB_MIN_SHIFT 3 /* 8 bytes */
707 #define BNX2X_DB_SHIFT 7 /* 128 bytes*/
708 #if (BNX2X_DB_SHIFT < BNX2X_DB_MIN_SHIFT)
709 #error "Min DB doorbell stride is 8"
710 #endif
711 #define DPM_TRIGER_TYPE 0x40
712 #define DOORBELL(bp, cid, val) \
713 do { \
714 writel((u32)(val), bp->doorbells + (bp->db_size * (cid)) + \
715 DPM_TRIGER_TYPE); \
716 } while (0)
717
718
719 /* TX CSUM helpers */
720 #define SKB_CS_OFF(skb) (offsetof(struct tcphdr, check) - \
721 skb->csum_offset)
722 #define SKB_CS(skb) (*(u16 *)(skb_transport_header(skb) + \
723 skb->csum_offset))
724
725 #define pbd_tcp_flags(skb) (ntohl(tcp_flag_word(tcp_hdr(skb)))>>16 & 0xff)
726
727 #define XMIT_PLAIN 0
728 #define XMIT_CSUM_V4 0x1
729 #define XMIT_CSUM_V6 0x2
730 #define XMIT_CSUM_TCP 0x4
731 #define XMIT_GSO_V4 0x8
732 #define XMIT_GSO_V6 0x10
733
734 #define XMIT_CSUM (XMIT_CSUM_V4 | XMIT_CSUM_V6)
735 #define XMIT_GSO (XMIT_GSO_V4 | XMIT_GSO_V6)
736
737
738 /* stuff added to make the code fit 80Col */
739 #define CQE_TYPE(cqe_fp_flags) ((cqe_fp_flags) & ETH_FAST_PATH_RX_CQE_TYPE)
740 #define CQE_TYPE_START(cqe_type) ((cqe_type) == RX_ETH_CQE_TYPE_ETH_START_AGG)
741 #define CQE_TYPE_STOP(cqe_type) ((cqe_type) == RX_ETH_CQE_TYPE_ETH_STOP_AGG)
742 #define CQE_TYPE_SLOW(cqe_type) ((cqe_type) == RX_ETH_CQE_TYPE_ETH_RAMROD)
743 #define CQE_TYPE_FAST(cqe_type) ((cqe_type) == RX_ETH_CQE_TYPE_ETH_FASTPATH)
744
745 #define ETH_RX_ERROR_FALGS ETH_FAST_PATH_RX_CQE_PHY_DECODE_ERR_FLG
746
747 #define BNX2X_PRS_FLAG_OVERETH_IPV4(flags) \
748 (((le16_to_cpu(flags) & \
749 PARSING_FLAGS_OVER_ETHERNET_PROTOCOL) >> \
750 PARSING_FLAGS_OVER_ETHERNET_PROTOCOL_SHIFT) \
751 == PRS_FLAG_OVERETH_IPV4)
752 #define BNX2X_RX_SUM_FIX(cqe) \
753 BNX2X_PRS_FLAG_OVERETH_IPV4(cqe->fast_path_cqe.pars_flags.flags)
754
755
756 #define FP_USB_FUNC_OFF \
757 offsetof(struct cstorm_status_block_u, func)
758 #define FP_CSB_FUNC_OFF \
759 offsetof(struct cstorm_status_block_c, func)
760
761 #define HC_INDEX_ETH_RX_CQ_CONS 1
762
763 #define HC_INDEX_OOO_TX_CQ_CONS 4
764
765 #define HC_INDEX_ETH_TX_CQ_CONS_COS0 5
766
767 #define HC_INDEX_ETH_TX_CQ_CONS_COS1 6
768
769 #define HC_INDEX_ETH_TX_CQ_CONS_COS2 7
770
771 #define HC_INDEX_ETH_FIRST_TX_CQ_CONS HC_INDEX_ETH_TX_CQ_CONS_COS0
772
773 #define BNX2X_RX_SB_INDEX \
774 (&fp->sb_index_values[HC_INDEX_ETH_RX_CQ_CONS])
775
776 #define BNX2X_TX_SB_INDEX_BASE BNX2X_TX_SB_INDEX_COS0
777
778 #define BNX2X_TX_SB_INDEX_COS0 \
779 (&fp->sb_index_values[HC_INDEX_ETH_TX_CQ_CONS_COS0])
780
781 /* end of fast path */
782
783 /* common */
784
785 struct bnx2x_common {
786
787 u32 chip_id;
788 /* chip num:16-31, rev:12-15, metal:4-11, bond_id:0-3 */
789 #define CHIP_ID(bp) (bp->common.chip_id & 0xfffffff0)
790
791 #define CHIP_NUM(bp) (bp->common.chip_id >> 16)
792 #define CHIP_NUM_57710 0x164e
793 #define CHIP_NUM_57711 0x164f
794 #define CHIP_NUM_57711E 0x1650
795 #define CHIP_NUM_57712 0x1662
796 #define CHIP_NUM_57712_MF 0x1663
797 #define CHIP_NUM_57713 0x1651
798 #define CHIP_NUM_57713E 0x1652
799 #define CHIP_NUM_57800 0x168a
800 #define CHIP_NUM_57800_MF 0x16a5
801 #define CHIP_NUM_57810 0x168e
802 #define CHIP_NUM_57810_MF 0x16ae
803 #define CHIP_NUM_57840 0x168d
804 #define CHIP_NUM_57840_MF 0x16ab
805 #define CHIP_IS_E1(bp) (CHIP_NUM(bp) == CHIP_NUM_57710)
806 #define CHIP_IS_57711(bp) (CHIP_NUM(bp) == CHIP_NUM_57711)
807 #define CHIP_IS_57711E(bp) (CHIP_NUM(bp) == CHIP_NUM_57711E)
808 #define CHIP_IS_57712(bp) (CHIP_NUM(bp) == CHIP_NUM_57712)
809 #define CHIP_IS_57712_MF(bp) (CHIP_NUM(bp) == CHIP_NUM_57712_MF)
810 #define CHIP_IS_57800(bp) (CHIP_NUM(bp) == CHIP_NUM_57800)
811 #define CHIP_IS_57800_MF(bp) (CHIP_NUM(bp) == CHIP_NUM_57800_MF)
812 #define CHIP_IS_57810(bp) (CHIP_NUM(bp) == CHIP_NUM_57810)
813 #define CHIP_IS_57810_MF(bp) (CHIP_NUM(bp) == CHIP_NUM_57810_MF)
814 #define CHIP_IS_57840(bp) (CHIP_NUM(bp) == CHIP_NUM_57840)
815 #define CHIP_IS_57840_MF(bp) (CHIP_NUM(bp) == CHIP_NUM_57840_MF)
816 #define CHIP_IS_E1H(bp) (CHIP_IS_57711(bp) || \
817 CHIP_IS_57711E(bp))
818 #define CHIP_IS_E2(bp) (CHIP_IS_57712(bp) || \
819 CHIP_IS_57712_MF(bp))
820 #define CHIP_IS_E3(bp) (CHIP_IS_57800(bp) || \
821 CHIP_IS_57800_MF(bp) || \
822 CHIP_IS_57810(bp) || \
823 CHIP_IS_57810_MF(bp) || \
824 CHIP_IS_57840(bp) || \
825 CHIP_IS_57840_MF(bp))
826 #define CHIP_IS_E1x(bp) (CHIP_IS_E1((bp)) || CHIP_IS_E1H((bp)))
827 #define USES_WARPCORE(bp) (CHIP_IS_E3(bp))
828 #define IS_E1H_OFFSET (!CHIP_IS_E1(bp))
829
830 #define CHIP_REV_SHIFT 12
831 #define CHIP_REV_MASK (0xF << CHIP_REV_SHIFT)
832 #define CHIP_REV_VAL(bp) (bp->common.chip_id & CHIP_REV_MASK)
833 #define CHIP_REV_Ax (0x0 << CHIP_REV_SHIFT)
834 #define CHIP_REV_Bx (0x1 << CHIP_REV_SHIFT)
835 /* assume maximum 5 revisions */
836 #define CHIP_REV_IS_SLOW(bp) (CHIP_REV_VAL(bp) > 0x00005000)
837 /* Emul versions are A=>0xe, B=>0xc, C=>0xa, D=>8, E=>6 */
838 #define CHIP_REV_IS_EMUL(bp) ((CHIP_REV_IS_SLOW(bp)) && \
839 !(CHIP_REV_VAL(bp) & 0x00001000))
840 /* FPGA versions are A=>0xf, B=>0xd, C=>0xb, D=>9, E=>7 */
841 #define CHIP_REV_IS_FPGA(bp) ((CHIP_REV_IS_SLOW(bp)) && \
842 (CHIP_REV_VAL(bp) & 0x00001000))
843
844 #define CHIP_TIME(bp) ((CHIP_REV_IS_EMUL(bp)) ? 2000 : \
845 ((CHIP_REV_IS_FPGA(bp)) ? 200 : 1))
846
847 #define CHIP_METAL(bp) (bp->common.chip_id & 0x00000ff0)
848 #define CHIP_BOND_ID(bp) (bp->common.chip_id & 0x0000000f)
849 #define CHIP_REV_SIM(bp) (((CHIP_REV_MASK - CHIP_REV_VAL(bp)) >>\
850 (CHIP_REV_SHIFT + 1)) \
851 << CHIP_REV_SHIFT)
852 #define CHIP_REV(bp) (CHIP_REV_IS_SLOW(bp) ? \
853 CHIP_REV_SIM(bp) :\
854 CHIP_REV_VAL(bp))
855 #define CHIP_IS_E3B0(bp) (CHIP_IS_E3(bp) && \
856 (CHIP_REV(bp) == CHIP_REV_Bx))
857 #define CHIP_IS_E3A0(bp) (CHIP_IS_E3(bp) && \
858 (CHIP_REV(bp) == CHIP_REV_Ax))
859
860 int flash_size;
861 #define BNX2X_NVRAM_1MB_SIZE 0x20000 /* 1M bit in bytes */
862 #define BNX2X_NVRAM_TIMEOUT_COUNT 30000
863 #define BNX2X_NVRAM_PAGE_SIZE 256
864
865 u32 shmem_base;
866 u32 shmem2_base;
867 u32 mf_cfg_base;
868 u32 mf2_cfg_base;
869
870 u32 hw_config;
871
872 u32 bc_ver;
873
874 u8 int_block;
875 #define INT_BLOCK_HC 0
876 #define INT_BLOCK_IGU 1
877 #define INT_BLOCK_MODE_NORMAL 0
878 #define INT_BLOCK_MODE_BW_COMP 2
879 #define CHIP_INT_MODE_IS_NBC(bp) \
880 (!CHIP_IS_E1x(bp) && \
881 !((bp)->common.int_block & INT_BLOCK_MODE_BW_COMP))
882 #define CHIP_INT_MODE_IS_BC(bp) (!CHIP_INT_MODE_IS_NBC(bp))
883
884 u8 chip_port_mode;
885 #define CHIP_4_PORT_MODE 0x0
886 #define CHIP_2_PORT_MODE 0x1
887 #define CHIP_PORT_MODE_NONE 0x2
888 #define CHIP_MODE(bp) (bp->common.chip_port_mode)
889 #define CHIP_MODE_IS_4_PORT(bp) (CHIP_MODE(bp) == CHIP_4_PORT_MODE)
890
891 u32 boot_mode;
892 };
893
894 /* IGU MSIX STATISTICS on 57712: 64 for VFs; 4 for PFs; 4 for Attentions */
895 #define BNX2X_IGU_STAS_MSG_VF_CNT 64
896 #define BNX2X_IGU_STAS_MSG_PF_CNT 4
897
898 /* end of common */
899
900 /* port */
901
902 struct bnx2x_port {
903 u32 pmf;
904
905 u32 link_config[LINK_CONFIG_SIZE];
906
907 u32 supported[LINK_CONFIG_SIZE];
908 /* link settings - missing defines */
909 #define SUPPORTED_2500baseX_Full (1 << 15)
910
911 u32 advertising[LINK_CONFIG_SIZE];
912 /* link settings - missing defines */
913 #define ADVERTISED_2500baseX_Full (1 << 15)
914
915 u32 phy_addr;
916
917 /* used to synchronize phy accesses */
918 struct mutex phy_mutex;
919 int need_hw_lock;
920
921 u32 port_stx;
922
923 struct nig_stats old_nig_stats;
924 };
925
926 /* end of port */
927
928 #define STATS_OFFSET32(stat_name) \
929 (offsetof(struct bnx2x_eth_stats, stat_name) / 4)
930
931 /* slow path */
932
933 /* slow path work-queue */
934 extern struct workqueue_struct *bnx2x_wq;
935
936 #define BNX2X_MAX_NUM_OF_VFS 64
937 #define BNX2X_VF_ID_INVALID 0xFF
938
939 /*
940 * The total number of L2 queues, MSIX vectors and HW contexts (CIDs) is
941 * control by the number of fast-path status blocks supported by the
942 * device (HW/FW). Each fast-path status block (FP-SB) aka non-default
943 * status block represents an independent interrupts context that can
944 * serve a regular L2 networking queue. However special L2 queues such
945 * as the FCoE queue do not require a FP-SB and other components like
946 * the CNIC may consume FP-SB reducing the number of possible L2 queues
947 *
948 * If the maximum number of FP-SB available is X then:
949 * a. If CNIC is supported it consumes 1 FP-SB thus the max number of
950 * regular L2 queues is Y=X-1
951 * b. in MF mode the actual number of L2 queues is Y= (X-1/MF_factor)
952 * c. If the FCoE L2 queue is supported the actual number of L2 queues
953 * is Y+1
954 * d. The number of irqs (MSIX vectors) is either Y+1 (one extra for
955 * slow-path interrupts) or Y+2 if CNIC is supported (one additional
956 * FP interrupt context for the CNIC).
957 * e. The number of HW context (CID count) is always X or X+1 if FCoE
958 * L2 queue is supported. the cid for the FCoE L2 queue is always X.
959 */
960
961 /* fast-path interrupt contexts E1x */
962 #define FP_SB_MAX_E1x 16
963 /* fast-path interrupt contexts E2 */
964 #define FP_SB_MAX_E2 HC_SB_MAX_SB_E2
965
966 union cdu_context {
967 struct eth_context eth;
968 char pad[1024];
969 };
970
971 /* CDU host DB constants */
972 #define CDU_ILT_PAGE_SZ_HW 3
973 #define CDU_ILT_PAGE_SZ (8192 << CDU_ILT_PAGE_SZ_HW) /* 64K */
974 #define ILT_PAGE_CIDS (CDU_ILT_PAGE_SZ / sizeof(union cdu_context))
975
976 #ifdef BCM_CNIC
977 #define CNIC_ISCSI_CID_MAX 256
978 #define CNIC_FCOE_CID_MAX 2048
979 #define CNIC_CID_MAX (CNIC_ISCSI_CID_MAX + CNIC_FCOE_CID_MAX)
980 #define CNIC_ILT_LINES DIV_ROUND_UP(CNIC_CID_MAX, ILT_PAGE_CIDS)
981 #endif
982
983 #define QM_ILT_PAGE_SZ_HW 0
984 #define QM_ILT_PAGE_SZ (4096 << QM_ILT_PAGE_SZ_HW) /* 4K */
985 #define QM_CID_ROUND 1024
986
987 #ifdef BCM_CNIC
988 /* TM (timers) host DB constants */
989 #define TM_ILT_PAGE_SZ_HW 0
990 #define TM_ILT_PAGE_SZ (4096 << TM_ILT_PAGE_SZ_HW) /* 4K */
991 /* #define TM_CONN_NUM (CNIC_STARTING_CID+CNIC_ISCSI_CXT_MAX) */
992 #define TM_CONN_NUM 1024
993 #define TM_ILT_SZ (8 * TM_CONN_NUM)
994 #define TM_ILT_LINES DIV_ROUND_UP(TM_ILT_SZ, TM_ILT_PAGE_SZ)
995
996 /* SRC (Searcher) host DB constants */
997 #define SRC_ILT_PAGE_SZ_HW 0
998 #define SRC_ILT_PAGE_SZ (4096 << SRC_ILT_PAGE_SZ_HW) /* 4K */
999 #define SRC_HASH_BITS 10
1000 #define SRC_CONN_NUM (1 << SRC_HASH_BITS) /* 1024 */
1001 #define SRC_ILT_SZ (sizeof(struct src_ent) * SRC_CONN_NUM)
1002 #define SRC_T2_SZ SRC_ILT_SZ
1003 #define SRC_ILT_LINES DIV_ROUND_UP(SRC_ILT_SZ, SRC_ILT_PAGE_SZ)
1004
1005 #endif
1006
1007 #define MAX_DMAE_C 8
1008
1009 /* DMA memory not used in fastpath */
1010 struct bnx2x_slowpath {
1011 union {
1012 struct mac_configuration_cmd e1x;
1013 struct eth_classify_rules_ramrod_data e2;
1014 } mac_rdata;
1015
1016
1017 union {
1018 struct tstorm_eth_mac_filter_config e1x;
1019 struct eth_filter_rules_ramrod_data e2;
1020 } rx_mode_rdata;
1021
1022 union {
1023 struct mac_configuration_cmd e1;
1024 struct eth_multicast_rules_ramrod_data e2;
1025 } mcast_rdata;
1026
1027 struct eth_rss_update_ramrod_data rss_rdata;
1028
1029 /* Queue State related ramrods are always sent under rtnl_lock */
1030 union {
1031 struct client_init_ramrod_data init_data;
1032 struct client_update_ramrod_data update_data;
1033 } q_rdata;
1034
1035 union {
1036 struct function_start_data func_start;
1037 /* pfc configuration for DCBX ramrod */
1038 struct flow_control_configuration pfc_config;
1039 } func_rdata;
1040
1041 /* used by dmae command executer */
1042 struct dmae_command dmae[MAX_DMAE_C];
1043
1044 u32 stats_comp;
1045 union mac_stats mac_stats;
1046 struct nig_stats nig_stats;
1047 struct host_port_stats port_stats;
1048 struct host_func_stats func_stats;
1049
1050 u32 wb_comp;
1051 u32 wb_data[4];
1052
1053 union drv_info_to_mcp drv_info_to_mcp;
1054 };
1055
1056 #define bnx2x_sp(bp, var) (&bp->slowpath->var)
1057 #define bnx2x_sp_mapping(bp, var) \
1058 (bp->slowpath_mapping + offsetof(struct bnx2x_slowpath, var))
1059
1060
1061 /* attn group wiring */
1062 #define MAX_DYNAMIC_ATTN_GRPS 8
1063
1064 struct attn_route {
1065 u32 sig[5];
1066 };
1067
1068 struct iro {
1069 u32 base;
1070 u16 m1;
1071 u16 m2;
1072 u16 m3;
1073 u16 size;
1074 };
1075
1076 struct hw_context {
1077 union cdu_context *vcxt;
1078 dma_addr_t cxt_mapping;
1079 size_t size;
1080 };
1081
1082 /* forward */
1083 struct bnx2x_ilt;
1084
1085
1086 enum bnx2x_recovery_state {
1087 BNX2X_RECOVERY_DONE,
1088 BNX2X_RECOVERY_INIT,
1089 BNX2X_RECOVERY_WAIT,
1090 BNX2X_RECOVERY_FAILED,
1091 BNX2X_RECOVERY_NIC_LOADING
1092 };
1093
1094 /*
1095 * Event queue (EQ or event ring) MC hsi
1096 * NUM_EQ_PAGES and EQ_DESC_CNT_PAGE must be power of 2
1097 */
1098 #define NUM_EQ_PAGES 1
1099 #define EQ_DESC_CNT_PAGE (BCM_PAGE_SIZE / sizeof(union event_ring_elem))
1100 #define EQ_DESC_MAX_PAGE (EQ_DESC_CNT_PAGE - 1)
1101 #define NUM_EQ_DESC (EQ_DESC_CNT_PAGE * NUM_EQ_PAGES)
1102 #define EQ_DESC_MASK (NUM_EQ_DESC - 1)
1103 #define MAX_EQ_AVAIL (EQ_DESC_MAX_PAGE * NUM_EQ_PAGES - 2)
1104
1105 /* depends on EQ_DESC_CNT_PAGE being a power of 2 */
1106 #define NEXT_EQ_IDX(x) ((((x) & EQ_DESC_MAX_PAGE) == \
1107 (EQ_DESC_MAX_PAGE - 1)) ? (x) + 2 : (x) + 1)
1108
1109 /* depends on the above and on NUM_EQ_PAGES being a power of 2 */
1110 #define EQ_DESC(x) ((x) & EQ_DESC_MASK)
1111
1112 #define BNX2X_EQ_INDEX \
1113 (&bp->def_status_blk->sp_sb.\
1114 index_values[HC_SP_INDEX_EQ_CONS])
1115
1116 /* This is a data that will be used to create a link report message.
1117 * We will keep the data used for the last link report in order
1118 * to prevent reporting the same link parameters twice.
1119 */
1120 struct bnx2x_link_report_data {
1121 u16 line_speed; /* Effective line speed */
1122 unsigned long link_report_flags;/* BNX2X_LINK_REPORT_XXX flags */
1123 };
1124
1125 enum {
1126 BNX2X_LINK_REPORT_FD, /* Full DUPLEX */
1127 BNX2X_LINK_REPORT_LINK_DOWN,
1128 BNX2X_LINK_REPORT_RX_FC_ON,
1129 BNX2X_LINK_REPORT_TX_FC_ON,
1130 };
1131
1132 enum {
1133 BNX2X_PORT_QUERY_IDX,
1134 BNX2X_PF_QUERY_IDX,
1135 BNX2X_FCOE_QUERY_IDX,
1136 BNX2X_FIRST_QUEUE_QUERY_IDX,
1137 };
1138
1139 struct bnx2x_fw_stats_req {
1140 struct stats_query_header hdr;
1141 struct stats_query_entry query[FP_SB_MAX_E1x+
1142 BNX2X_FIRST_QUEUE_QUERY_IDX];
1143 };
1144
1145 struct bnx2x_fw_stats_data {
1146 struct stats_counter storm_counters;
1147 struct per_port_stats port;
1148 struct per_pf_stats pf;
1149 struct fcoe_statistics_params fcoe;
1150 struct per_queue_stats queue_stats[1];
1151 };
1152
1153 /* Public slow path states */
1154 enum {
1155 BNX2X_SP_RTNL_SETUP_TC,
1156 BNX2X_SP_RTNL_TX_TIMEOUT,
1157 BNX2X_SP_RTNL_FAN_FAILURE,
1158 };
1159
1160
1161 struct bnx2x_prev_path_list {
1162 u8 bus;
1163 u8 slot;
1164 u8 path;
1165 struct list_head list;
1166 };
1167
1168 struct bnx2x {
1169 /* Fields used in the tx and intr/napi performance paths
1170 * are grouped together in the beginning of the structure
1171 */
1172 struct bnx2x_fastpath *fp;
1173 void __iomem *regview;
1174 void __iomem *doorbells;
1175 u16 db_size;
1176
1177 u8 pf_num; /* absolute PF number */
1178 u8 pfid; /* per-path PF number */
1179 int base_fw_ndsb; /**/
1180 #define BP_PATH(bp) (CHIP_IS_E1x(bp) ? 0 : (bp->pf_num & 1))
1181 #define BP_PORT(bp) (bp->pfid & 1)
1182 #define BP_FUNC(bp) (bp->pfid)
1183 #define BP_ABS_FUNC(bp) (bp->pf_num)
1184 #define BP_VN(bp) ((bp)->pfid >> 1)
1185 #define BP_MAX_VN_NUM(bp) (CHIP_MODE_IS_4_PORT(bp) ? 2 : 4)
1186 #define BP_L_ID(bp) (BP_VN(bp) << 2)
1187 #define BP_FW_MB_IDX_VN(bp, vn) (BP_PORT(bp) +\
1188 (vn) * ((CHIP_IS_E1x(bp) || (CHIP_MODE_IS_4_PORT(bp))) ? 2 : 1))
1189 #define BP_FW_MB_IDX(bp) BP_FW_MB_IDX_VN(bp, BP_VN(bp))
1190
1191 struct net_device *dev;
1192 struct pci_dev *pdev;
1193
1194 const struct iro *iro_arr;
1195 #define IRO (bp->iro_arr)
1196
1197 enum bnx2x_recovery_state recovery_state;
1198 int is_leader;
1199 struct msix_entry *msix_table;
1200
1201 int tx_ring_size;
1202
1203 /* L2 header size + 2*VLANs (8 bytes) + LLC SNAP (8 bytes) */
1204 #define ETH_OVREHEAD (ETH_HLEN + 8 + 8)
1205 #define ETH_MIN_PACKET_SIZE 60
1206 #define ETH_MAX_PACKET_SIZE 1500
1207 #define ETH_MAX_JUMBO_PACKET_SIZE 9600
1208 /* TCP with Timestamp Option (32) + IPv6 (40) */
1209 #define ETH_MAX_TPA_HEADER_SIZE 72
1210 #define ETH_MIN_TPA_HEADER_SIZE 40
1211
1212 /* Max supported alignment is 256 (8 shift) */
1213 #define BNX2X_RX_ALIGN_SHIFT min(8, L1_CACHE_SHIFT)
1214
1215 /* FW uses 2 Cache lines Alignment for start packet and size
1216 *
1217 * We assume skb_build() uses sizeof(struct skb_shared_info) bytes
1218 * at the end of skb->data, to avoid wasting a full cache line.
1219 * This reduces memory use (skb->truesize).
1220 */
1221 #define BNX2X_FW_RX_ALIGN_START (1UL << BNX2X_RX_ALIGN_SHIFT)
1222
1223 #define BNX2X_FW_RX_ALIGN_END \
1224 max(1UL << BNX2X_RX_ALIGN_SHIFT, \
1225 SKB_DATA_ALIGN(sizeof(struct skb_shared_info)))
1226
1227 #define BNX2X_PXP_DRAM_ALIGN (BNX2X_RX_ALIGN_SHIFT - 5)
1228
1229 struct host_sp_status_block *def_status_blk;
1230 #define DEF_SB_IGU_ID 16
1231 #define DEF_SB_ID HC_SP_SB_ID
1232 __le16 def_idx;
1233 __le16 def_att_idx;
1234 u32 attn_state;
1235 struct attn_route attn_group[MAX_DYNAMIC_ATTN_GRPS];
1236
1237 /* slow path ring */
1238 struct eth_spe *spq;
1239 dma_addr_t spq_mapping;
1240 u16 spq_prod_idx;
1241 struct eth_spe *spq_prod_bd;
1242 struct eth_spe *spq_last_bd;
1243 __le16 *dsb_sp_prod;
1244 atomic_t cq_spq_left; /* ETH_XXX ramrods credit */
1245 /* used to synchronize spq accesses */
1246 spinlock_t spq_lock;
1247
1248 /* event queue */
1249 union event_ring_elem *eq_ring;
1250 dma_addr_t eq_mapping;
1251 u16 eq_prod;
1252 u16 eq_cons;
1253 __le16 *eq_cons_sb;
1254 atomic_t eq_spq_left; /* COMMON_XXX ramrods credit */
1255
1256
1257
1258 /* Counter for marking that there is a STAT_QUERY ramrod pending */
1259 u16 stats_pending;
1260 /* Counter for completed statistics ramrods */
1261 u16 stats_comp;
1262
1263 /* End of fields used in the performance code paths */
1264
1265 int panic;
1266 int msg_enable;
1267
1268 u32 flags;
1269 #define PCIX_FLAG (1 << 0)
1270 #define PCI_32BIT_FLAG (1 << 1)
1271 #define ONE_PORT_FLAG (1 << 2)
1272 #define NO_WOL_FLAG (1 << 3)
1273 #define USING_DAC_FLAG (1 << 4)
1274 #define USING_MSIX_FLAG (1 << 5)
1275 #define USING_MSI_FLAG (1 << 6)
1276 #define DISABLE_MSI_FLAG (1 << 7)
1277 #define TPA_ENABLE_FLAG (1 << 8)
1278 #define NO_MCP_FLAG (1 << 9)
1279
1280 #define BP_NOMCP(bp) (bp->flags & NO_MCP_FLAG)
1281 #define GRO_ENABLE_FLAG (1 << 10)
1282 #define MF_FUNC_DIS (1 << 11)
1283 #define OWN_CNIC_IRQ (1 << 12)
1284 #define NO_ISCSI_OOO_FLAG (1 << 13)
1285 #define NO_ISCSI_FLAG (1 << 14)
1286 #define NO_FCOE_FLAG (1 << 15)
1287 #define BC_SUPPORTS_PFC_STATS (1 << 17)
1288
1289 #define NO_ISCSI(bp) ((bp)->flags & NO_ISCSI_FLAG)
1290 #define NO_ISCSI_OOO(bp) ((bp)->flags & NO_ISCSI_OOO_FLAG)
1291 #define NO_FCOE(bp) ((bp)->flags & NO_FCOE_FLAG)
1292
1293 int pm_cap;
1294 int mrrs;
1295
1296 struct delayed_work sp_task;
1297 struct delayed_work sp_rtnl_task;
1298
1299 struct delayed_work period_task;
1300 struct timer_list timer;
1301 int current_interval;
1302
1303 u16 fw_seq;
1304 u16 fw_drv_pulse_wr_seq;
1305 u32 func_stx;
1306
1307 struct link_params link_params;
1308 struct link_vars link_vars;
1309 u32 link_cnt;
1310 struct bnx2x_link_report_data last_reported_link;
1311
1312 struct mdio_if_info mdio;
1313
1314 struct bnx2x_common common;
1315 struct bnx2x_port port;
1316
1317 struct cmng_struct_per_port cmng;
1318 u32 vn_weight_sum;
1319 u32 mf_config[E1HVN_MAX];
1320 u32 mf2_config[E2_FUNC_MAX];
1321 u32 path_has_ovlan; /* E3 */
1322 u16 mf_ov;
1323 u8 mf_mode;
1324 #define IS_MF(bp) (bp->mf_mode != 0)
1325 #define IS_MF_SI(bp) (bp->mf_mode == MULTI_FUNCTION_SI)
1326 #define IS_MF_SD(bp) (bp->mf_mode == MULTI_FUNCTION_SD)
1327
1328 u8 wol;
1329
1330 bool gro_check;
1331
1332 int rx_ring_size;
1333
1334 u16 tx_quick_cons_trip_int;
1335 u16 tx_quick_cons_trip;
1336 u16 tx_ticks_int;
1337 u16 tx_ticks;
1338
1339 u16 rx_quick_cons_trip_int;
1340 u16 rx_quick_cons_trip;
1341 u16 rx_ticks_int;
1342 u16 rx_ticks;
1343 /* Maximal coalescing timeout in us */
1344 #define BNX2X_MAX_COALESCE_TOUT (0xf0*12)
1345
1346 u32 lin_cnt;
1347
1348 u16 state;
1349 #define BNX2X_STATE_CLOSED 0
1350 #define BNX2X_STATE_OPENING_WAIT4_LOAD 0x1000
1351 #define BNX2X_STATE_OPENING_WAIT4_PORT 0x2000
1352 #define BNX2X_STATE_OPEN 0x3000
1353 #define BNX2X_STATE_CLOSING_WAIT4_HALT 0x4000
1354 #define BNX2X_STATE_CLOSING_WAIT4_DELETE 0x5000
1355
1356 #define BNX2X_STATE_DIAG 0xe000
1357 #define BNX2X_STATE_ERROR 0xf000
1358
1359 int multi_mode;
1360 #define BNX2X_MAX_PRIORITY 8
1361 #define BNX2X_MAX_ENTRIES_PER_PRI 16
1362 #define BNX2X_MAX_COS 3
1363 #define BNX2X_MAX_TX_COS 2
1364 int num_queues;
1365 int disable_tpa;
1366
1367 u32 rx_mode;
1368 #define BNX2X_RX_MODE_NONE 0
1369 #define BNX2X_RX_MODE_NORMAL 1
1370 #define BNX2X_RX_MODE_ALLMULTI 2
1371 #define BNX2X_RX_MODE_PROMISC 3
1372 #define BNX2X_MAX_MULTICAST 64
1373
1374 u8 igu_dsb_id;
1375 u8 igu_base_sb;
1376 u8 igu_sb_cnt;
1377 dma_addr_t def_status_blk_mapping;
1378
1379 struct bnx2x_slowpath *slowpath;
1380 dma_addr_t slowpath_mapping;
1381
1382 /* Total number of FW statistics requests */
1383 u8 fw_stats_num;
1384
1385 /*
1386 * This is a memory buffer that will contain both statistics
1387 * ramrod request and data.
1388 */
1389 void *fw_stats;
1390 dma_addr_t fw_stats_mapping;
1391
1392 /*
1393 * FW statistics request shortcut (points at the
1394 * beginning of fw_stats buffer).
1395 */
1396 struct bnx2x_fw_stats_req *fw_stats_req;
1397 dma_addr_t fw_stats_req_mapping;
1398 int fw_stats_req_sz;
1399
1400 /*
1401 * FW statistics data shortcut (points at the begining of
1402 * fw_stats buffer + fw_stats_req_sz).
1403 */
1404 struct bnx2x_fw_stats_data *fw_stats_data;
1405 dma_addr_t fw_stats_data_mapping;
1406 int fw_stats_data_sz;
1407
1408 struct hw_context context;
1409
1410 struct bnx2x_ilt *ilt;
1411 #define BP_ILT(bp) ((bp)->ilt)
1412 #define ILT_MAX_LINES 256
1413 /*
1414 * Maximum supported number of RSS queues: number of IGU SBs minus one that goes
1415 * to CNIC.
1416 */
1417 #define BNX2X_MAX_RSS_COUNT(bp) ((bp)->igu_sb_cnt - CNIC_PRESENT)
1418
1419 /*
1420 * Maximum CID count that might be required by the bnx2x:
1421 * Max Tss * Max_Tx_Multi_Cos + CNIC L2 Clients (FCoE and iSCSI related)
1422 */
1423 #define BNX2X_L2_CID_COUNT(bp) (MAX_TXQS_PER_COS * BNX2X_MULTI_TX_COS +\
1424 NON_ETH_CONTEXT_USE + CNIC_PRESENT)
1425 #define L2_ILT_LINES(bp) (DIV_ROUND_UP(BNX2X_L2_CID_COUNT(bp),\
1426 ILT_PAGE_CIDS))
1427 #define BNX2X_DB_SIZE(bp) (BNX2X_L2_CID_COUNT(bp) * (1 << BNX2X_DB_SHIFT))
1428
1429 int qm_cid_count;
1430
1431 int dropless_fc;
1432
1433 #ifdef BCM_CNIC
1434 u32 cnic_flags;
1435 #define BNX2X_CNIC_FLAG_MAC_SET 1
1436 void *t2;
1437 dma_addr_t t2_mapping;
1438 struct cnic_ops __rcu *cnic_ops;
1439 void *cnic_data;
1440 u32 cnic_tag;
1441 struct cnic_eth_dev cnic_eth_dev;
1442 union host_hc_status_block cnic_sb;
1443 dma_addr_t cnic_sb_mapping;
1444 struct eth_spe *cnic_kwq;
1445 struct eth_spe *cnic_kwq_prod;
1446 struct eth_spe *cnic_kwq_cons;
1447 struct eth_spe *cnic_kwq_last;
1448 u16 cnic_kwq_pending;
1449 u16 cnic_spq_pending;
1450 u8 fip_mac[ETH_ALEN];
1451 struct mutex cnic_mutex;
1452 struct bnx2x_vlan_mac_obj iscsi_l2_mac_obj;
1453
1454 /* Start index of the "special" (CNIC related) L2 cleints */
1455 u8 cnic_base_cl_id;
1456 #endif
1457
1458 int dmae_ready;
1459 /* used to synchronize dmae accesses */
1460 spinlock_t dmae_lock;
1461
1462 /* used to protect the FW mail box */
1463 struct mutex fw_mb_mutex;
1464
1465 /* used to synchronize stats collecting */
1466 int stats_state;
1467
1468 /* used for synchronization of concurrent threads statistics handling */
1469 spinlock_t stats_lock;
1470
1471 /* used by dmae command loader */
1472 struct dmae_command stats_dmae;
1473 int executer_idx;
1474
1475 u16 stats_counter;
1476 struct bnx2x_eth_stats eth_stats;
1477 struct host_func_stats func_stats;
1478 struct bnx2x_eth_stats_old eth_stats_old;
1479 struct bnx2x_net_stats_old net_stats_old;
1480 struct bnx2x_fw_port_stats_old fw_stats_old;
1481 bool stats_init;
1482
1483 struct z_stream_s *strm;
1484 void *gunzip_buf;
1485 dma_addr_t gunzip_mapping;
1486 int gunzip_outlen;
1487 #define FW_BUF_SIZE 0x8000
1488 #define GUNZIP_BUF(bp) (bp->gunzip_buf)
1489 #define GUNZIP_PHYS(bp) (bp->gunzip_mapping)
1490 #define GUNZIP_OUTLEN(bp) (bp->gunzip_outlen)
1491
1492 struct raw_op *init_ops;
1493 /* Init blocks offsets inside init_ops */
1494 u16 *init_ops_offsets;
1495 /* Data blob - has 32 bit granularity */
1496 u32 *init_data;
1497 u32 init_mode_flags;
1498 #define INIT_MODE_FLAGS(bp) (bp->init_mode_flags)
1499 /* Zipped PRAM blobs - raw data */
1500 const u8 *tsem_int_table_data;
1501 const u8 *tsem_pram_data;
1502 const u8 *usem_int_table_data;
1503 const u8 *usem_pram_data;
1504 const u8 *xsem_int_table_data;
1505 const u8 *xsem_pram_data;
1506 const u8 *csem_int_table_data;
1507 const u8 *csem_pram_data;
1508 #define INIT_OPS(bp) (bp->init_ops)
1509 #define INIT_OPS_OFFSETS(bp) (bp->init_ops_offsets)
1510 #define INIT_DATA(bp) (bp->init_data)
1511 #define INIT_TSEM_INT_TABLE_DATA(bp) (bp->tsem_int_table_data)
1512 #define INIT_TSEM_PRAM_DATA(bp) (bp->tsem_pram_data)
1513 #define INIT_USEM_INT_TABLE_DATA(bp) (bp->usem_int_table_data)
1514 #define INIT_USEM_PRAM_DATA(bp) (bp->usem_pram_data)
1515 #define INIT_XSEM_INT_TABLE_DATA(bp) (bp->xsem_int_table_data)
1516 #define INIT_XSEM_PRAM_DATA(bp) (bp->xsem_pram_data)
1517 #define INIT_CSEM_INT_TABLE_DATA(bp) (bp->csem_int_table_data)
1518 #define INIT_CSEM_PRAM_DATA(bp) (bp->csem_pram_data)
1519
1520 #define PHY_FW_VER_LEN 20
1521 char fw_ver[32];
1522 const struct firmware *firmware;
1523
1524 /* DCB support on/off */
1525 u16 dcb_state;
1526 #define BNX2X_DCB_STATE_OFF 0
1527 #define BNX2X_DCB_STATE_ON 1
1528
1529 /* DCBX engine mode */
1530 int dcbx_enabled;
1531 #define BNX2X_DCBX_ENABLED_OFF 0
1532 #define BNX2X_DCBX_ENABLED_ON_NEG_OFF 1
1533 #define BNX2X_DCBX_ENABLED_ON_NEG_ON 2
1534 #define BNX2X_DCBX_ENABLED_INVALID (-1)
1535
1536 bool dcbx_mode_uset;
1537
1538 struct bnx2x_config_dcbx_params dcbx_config_params;
1539 struct bnx2x_dcbx_port_params dcbx_port_params;
1540 int dcb_version;
1541
1542 /* CAM credit pools */
1543 struct bnx2x_credit_pool_obj macs_pool;
1544
1545 /* RX_MODE object */
1546 struct bnx2x_rx_mode_obj rx_mode_obj;
1547
1548 /* MCAST object */
1549 struct bnx2x_mcast_obj mcast_obj;
1550
1551 /* RSS configuration object */
1552 struct bnx2x_rss_config_obj rss_conf_obj;
1553
1554 /* Function State controlling object */
1555 struct bnx2x_func_sp_obj func_obj;
1556
1557 unsigned long sp_state;
1558
1559 /* operation indication for the sp_rtnl task */
1560 unsigned long sp_rtnl_state;
1561
1562 /* DCBX Negotation results */
1563 struct dcbx_features dcbx_local_feat;
1564 u32 dcbx_error;
1565
1566 #ifdef BCM_DCBNL
1567 struct dcbx_features dcbx_remote_feat;
1568 u32 dcbx_remote_flags;
1569 #endif
1570 u32 pending_max;
1571
1572 /* multiple tx classes of service */
1573 u8 max_cos;
1574
1575 /* priority to cos mapping */
1576 u8 prio_to_cos[8];
1577 };
1578
1579 /* Tx queues may be less or equal to Rx queues */
1580 extern int num_queues;
1581 #define BNX2X_NUM_QUEUES(bp) (bp->num_queues)
1582 #define BNX2X_NUM_ETH_QUEUES(bp) (BNX2X_NUM_QUEUES(bp) - NON_ETH_CONTEXT_USE)
1583 #define BNX2X_NUM_RX_QUEUES(bp) BNX2X_NUM_QUEUES(bp)
1584
1585 #define is_multi(bp) (BNX2X_NUM_QUEUES(bp) > 1)
1586
1587 #define BNX2X_MAX_QUEUES(bp) BNX2X_MAX_RSS_COUNT(bp)
1588 /* #define is_eth_multi(bp) (BNX2X_NUM_ETH_QUEUES(bp) > 1) */
1589
1590 #define RSS_IPV4_CAP_MASK \
1591 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_CAPABILITY
1592
1593 #define RSS_IPV4_TCP_CAP_MASK \
1594 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV4_TCP_CAPABILITY
1595
1596 #define RSS_IPV6_CAP_MASK \
1597 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_CAPABILITY
1598
1599 #define RSS_IPV6_TCP_CAP_MASK \
1600 TSTORM_ETH_FUNCTION_COMMON_CONFIG_RSS_IPV6_TCP_CAPABILITY
1601
1602 /* func init flags */
1603 #define FUNC_FLG_RSS 0x0001
1604 #define FUNC_FLG_STATS 0x0002
1605 /* removed FUNC_FLG_UNMATCHED 0x0004 */
1606 #define FUNC_FLG_TPA 0x0008
1607 #define FUNC_FLG_SPQ 0x0010
1608 #define FUNC_FLG_LEADING 0x0020 /* PF only */
1609
1610
1611 struct bnx2x_func_init_params {
1612 /* dma */
1613 dma_addr_t fw_stat_map; /* valid iff FUNC_FLG_STATS */
1614 dma_addr_t spq_map; /* valid iff FUNC_FLG_SPQ */
1615
1616 u16 func_flgs;
1617 u16 func_id; /* abs fid */
1618 u16 pf_id;
1619 u16 spq_prod; /* valid iff FUNC_FLG_SPQ */
1620 };
1621
1622 #define for_each_eth_queue(bp, var) \
1623 for ((var) = 0; (var) < BNX2X_NUM_ETH_QUEUES(bp); (var)++)
1624
1625 #define for_each_nondefault_eth_queue(bp, var) \
1626 for ((var) = 1; (var) < BNX2X_NUM_ETH_QUEUES(bp); (var)++)
1627
1628 #define for_each_queue(bp, var) \
1629 for ((var) = 0; (var) < BNX2X_NUM_QUEUES(bp); (var)++) \
1630 if (skip_queue(bp, var)) \
1631 continue; \
1632 else
1633
1634 /* Skip forwarding FP */
1635 #define for_each_rx_queue(bp, var) \
1636 for ((var) = 0; (var) < BNX2X_NUM_QUEUES(bp); (var)++) \
1637 if (skip_rx_queue(bp, var)) \
1638 continue; \
1639 else
1640
1641 /* Skip OOO FP */
1642 #define for_each_tx_queue(bp, var) \
1643 for ((var) = 0; (var) < BNX2X_NUM_QUEUES(bp); (var)++) \
1644 if (skip_tx_queue(bp, var)) \
1645 continue; \
1646 else
1647
1648 #define for_each_nondefault_queue(bp, var) \
1649 for ((var) = 1; (var) < BNX2X_NUM_QUEUES(bp); (var)++) \
1650 if (skip_queue(bp, var)) \
1651 continue; \
1652 else
1653
1654 #define for_each_cos_in_tx_queue(fp, var) \
1655 for ((var) = 0; (var) < (fp)->max_cos; (var)++)
1656
1657 /* skip rx queue
1658 * if FCOE l2 support is disabled and this is the fcoe L2 queue
1659 */
1660 #define skip_rx_queue(bp, idx) (NO_FCOE(bp) && IS_FCOE_IDX(idx))
1661
1662 /* skip tx queue
1663 * if FCOE l2 support is disabled and this is the fcoe L2 queue
1664 */
1665 #define skip_tx_queue(bp, idx) (NO_FCOE(bp) && IS_FCOE_IDX(idx))
1666
1667 #define skip_queue(bp, idx) (NO_FCOE(bp) && IS_FCOE_IDX(idx))
1668
1669
1670
1671
1672 /**
1673 * bnx2x_set_mac_one - configure a single MAC address
1674 *
1675 * @bp: driver handle
1676 * @mac: MAC to configure
1677 * @obj: MAC object handle
1678 * @set: if 'true' add a new MAC, otherwise - delete
1679 * @mac_type: the type of the MAC to configure (e.g. ETH, UC list)
1680 * @ramrod_flags: RAMROD_XXX flags (e.g. RAMROD_CONT, RAMROD_COMP_WAIT)
1681 *
1682 * Configures one MAC according to provided parameters or continues the
1683 * execution of previously scheduled commands if RAMROD_CONT is set in
1684 * ramrod_flags.
1685 *
1686 * Returns zero if operation has successfully completed, a positive value if the
1687 * operation has been successfully scheduled and a negative - if a requested
1688 * operations has failed.
1689 */
1690 int bnx2x_set_mac_one(struct bnx2x *bp, u8 *mac,
1691 struct bnx2x_vlan_mac_obj *obj, bool set,
1692 int mac_type, unsigned long *ramrod_flags);
1693 /**
1694 * Deletes all MACs configured for the specific MAC object.
1695 *
1696 * @param bp Function driver instance
1697 * @param mac_obj MAC object to cleanup
1698 *
1699 * @return zero if all MACs were cleaned
1700 */
1701
1702 /**
1703 * bnx2x_del_all_macs - delete all MACs configured for the specific MAC object
1704 *
1705 * @bp: driver handle
1706 * @mac_obj: MAC object handle
1707 * @mac_type: type of the MACs to clear (BNX2X_XXX_MAC)
1708 * @wait_for_comp: if 'true' block until completion
1709 *
1710 * Deletes all MACs of the specific type (e.g. ETH, UC list).
1711 *
1712 * Returns zero if operation has successfully completed, a positive value if the
1713 * operation has been successfully scheduled and a negative - if a requested
1714 * operations has failed.
1715 */
1716 int bnx2x_del_all_macs(struct bnx2x *bp,
1717 struct bnx2x_vlan_mac_obj *mac_obj,
1718 int mac_type, bool wait_for_comp);
1719
1720 /* Init Function API */
1721 void bnx2x_func_init(struct bnx2x *bp, struct bnx2x_func_init_params *p);
1722 int bnx2x_get_gpio(struct bnx2x *bp, int gpio_num, u8 port);
1723 int bnx2x_set_gpio(struct bnx2x *bp, int gpio_num, u32 mode, u8 port);
1724 int bnx2x_set_mult_gpio(struct bnx2x *bp, u8 pins, u32 mode);
1725 int bnx2x_set_gpio_int(struct bnx2x *bp, int gpio_num, u32 mode, u8 port);
1726 void bnx2x_read_mf_cfg(struct bnx2x *bp);
1727
1728
1729 /* dmae */
1730 void bnx2x_read_dmae(struct bnx2x *bp, u32 src_addr, u32 len32);
1731 void bnx2x_write_dmae(struct bnx2x *bp, dma_addr_t dma_addr, u32 dst_addr,
1732 u32 len32);
1733 void bnx2x_post_dmae(struct bnx2x *bp, struct dmae_command *dmae, int idx);
1734 u32 bnx2x_dmae_opcode_add_comp(u32 opcode, u8 comp_type);
1735 u32 bnx2x_dmae_opcode_clr_src_reset(u32 opcode);
1736 u32 bnx2x_dmae_opcode(struct bnx2x *bp, u8 src_type, u8 dst_type,
1737 bool with_comp, u8 comp_type);
1738
1739
1740 void bnx2x_calc_fc_adv(struct bnx2x *bp);
1741 int bnx2x_sp_post(struct bnx2x *bp, int command, int cid,
1742 u32 data_hi, u32 data_lo, int cmd_type);
1743 void bnx2x_update_coalesce(struct bnx2x *bp);
1744 int bnx2x_get_cur_phy_idx(struct bnx2x *bp);
1745
reg_poll(struct bnx2x * bp,u32 reg,u32 expected,int ms,int wait)1746 static inline u32 reg_poll(struct bnx2x *bp, u32 reg, u32 expected, int ms,
1747 int wait)
1748 {
1749 u32 val;
1750
1751 do {
1752 val = REG_RD(bp, reg);
1753 if (val == expected)
1754 break;
1755 ms -= wait;
1756 msleep(wait);
1757
1758 } while (ms > 0);
1759
1760 return val;
1761 }
1762
1763 #define BNX2X_ILT_ZALLOC(x, y, size) \
1764 do { \
1765 x = dma_alloc_coherent(&bp->pdev->dev, size, y, GFP_KERNEL); \
1766 if (x) \
1767 memset(x, 0, size); \
1768 } while (0)
1769
1770 #define BNX2X_ILT_FREE(x, y, size) \
1771 do { \
1772 if (x) { \
1773 dma_free_coherent(&bp->pdev->dev, size, x, y); \
1774 x = NULL; \
1775 y = 0; \
1776 } \
1777 } while (0)
1778
1779 #define ILOG2(x) (ilog2((x)))
1780
1781 #define ILT_NUM_PAGE_ENTRIES (3072)
1782 /* In 57710/11 we use whole table since we have 8 func
1783 * In 57712 we have only 4 func, but use same size per func, then only half of
1784 * the table in use
1785 */
1786 #define ILT_PER_FUNC (ILT_NUM_PAGE_ENTRIES/8)
1787
1788 #define FUNC_ILT_BASE(func) (func * ILT_PER_FUNC)
1789 /*
1790 * the phys address is shifted right 12 bits and has an added
1791 * 1=valid bit added to the 53rd bit
1792 * then since this is a wide register(TM)
1793 * we split it into two 32 bit writes
1794 */
1795 #define ONCHIP_ADDR1(x) ((u32)(((u64)x >> 12) & 0xFFFFFFFF))
1796 #define ONCHIP_ADDR2(x) ((u32)((1 << 20) | ((u64)x >> 44)))
1797
1798 /* load/unload mode */
1799 #define LOAD_NORMAL 0
1800 #define LOAD_OPEN 1
1801 #define LOAD_DIAG 2
1802 #define UNLOAD_NORMAL 0
1803 #define UNLOAD_CLOSE 1
1804 #define UNLOAD_RECOVERY 2
1805
1806
1807 /* DMAE command defines */
1808 #define DMAE_TIMEOUT -1
1809 #define DMAE_PCI_ERROR -2 /* E2 and onward */
1810 #define DMAE_NOT_RDY -3
1811 #define DMAE_PCI_ERR_FLAG 0x80000000
1812
1813 #define DMAE_SRC_PCI 0
1814 #define DMAE_SRC_GRC 1
1815
1816 #define DMAE_DST_NONE 0
1817 #define DMAE_DST_PCI 1
1818 #define DMAE_DST_GRC 2
1819
1820 #define DMAE_COMP_PCI 0
1821 #define DMAE_COMP_GRC 1
1822
1823 /* E2 and onward - PCI error handling in the completion */
1824
1825 #define DMAE_COMP_REGULAR 0
1826 #define DMAE_COM_SET_ERR 1
1827
1828 #define DMAE_CMD_SRC_PCI (DMAE_SRC_PCI << \
1829 DMAE_COMMAND_SRC_SHIFT)
1830 #define DMAE_CMD_SRC_GRC (DMAE_SRC_GRC << \
1831 DMAE_COMMAND_SRC_SHIFT)
1832
1833 #define DMAE_CMD_DST_PCI (DMAE_DST_PCI << \
1834 DMAE_COMMAND_DST_SHIFT)
1835 #define DMAE_CMD_DST_GRC (DMAE_DST_GRC << \
1836 DMAE_COMMAND_DST_SHIFT)
1837
1838 #define DMAE_CMD_C_DST_PCI (DMAE_COMP_PCI << \
1839 DMAE_COMMAND_C_DST_SHIFT)
1840 #define DMAE_CMD_C_DST_GRC (DMAE_COMP_GRC << \
1841 DMAE_COMMAND_C_DST_SHIFT)
1842
1843 #define DMAE_CMD_C_ENABLE DMAE_COMMAND_C_TYPE_ENABLE
1844
1845 #define DMAE_CMD_ENDIANITY_NO_SWAP (0 << DMAE_COMMAND_ENDIANITY_SHIFT)
1846 #define DMAE_CMD_ENDIANITY_B_SWAP (1 << DMAE_COMMAND_ENDIANITY_SHIFT)
1847 #define DMAE_CMD_ENDIANITY_DW_SWAP (2 << DMAE_COMMAND_ENDIANITY_SHIFT)
1848 #define DMAE_CMD_ENDIANITY_B_DW_SWAP (3 << DMAE_COMMAND_ENDIANITY_SHIFT)
1849
1850 #define DMAE_CMD_PORT_0 0
1851 #define DMAE_CMD_PORT_1 DMAE_COMMAND_PORT
1852
1853 #define DMAE_CMD_SRC_RESET DMAE_COMMAND_SRC_RESET
1854 #define DMAE_CMD_DST_RESET DMAE_COMMAND_DST_RESET
1855 #define DMAE_CMD_E1HVN_SHIFT DMAE_COMMAND_E1HVN_SHIFT
1856
1857 #define DMAE_SRC_PF 0
1858 #define DMAE_SRC_VF 1
1859
1860 #define DMAE_DST_PF 0
1861 #define DMAE_DST_VF 1
1862
1863 #define DMAE_C_SRC 0
1864 #define DMAE_C_DST 1
1865
1866 #define DMAE_LEN32_RD_MAX 0x80
1867 #define DMAE_LEN32_WR_MAX(bp) (CHIP_IS_E1(bp) ? 0x400 : 0x2000)
1868
1869 #define DMAE_COMP_VAL 0x60d0d0ae /* E2 and on - upper bit
1870 indicates eror */
1871
1872 #define MAX_DMAE_C_PER_PORT 8
1873 #define INIT_DMAE_C(bp) (BP_PORT(bp) * MAX_DMAE_C_PER_PORT + \
1874 BP_VN(bp))
1875 #define PMF_DMAE_C(bp) (BP_PORT(bp) * MAX_DMAE_C_PER_PORT + \
1876 E1HVN_MAX)
1877
1878 /* PCIE link and speed */
1879 #define PCICFG_LINK_WIDTH 0x1f00000
1880 #define PCICFG_LINK_WIDTH_SHIFT 20
1881 #define PCICFG_LINK_SPEED 0xf0000
1882 #define PCICFG_LINK_SPEED_SHIFT 16
1883
1884
1885 #define BNX2X_NUM_TESTS 7
1886
1887 #define BNX2X_PHY_LOOPBACK 0
1888 #define BNX2X_MAC_LOOPBACK 1
1889 #define BNX2X_PHY_LOOPBACK_FAILED 1
1890 #define BNX2X_MAC_LOOPBACK_FAILED 2
1891 #define BNX2X_LOOPBACK_FAILED (BNX2X_MAC_LOOPBACK_FAILED | \
1892 BNX2X_PHY_LOOPBACK_FAILED)
1893
1894
1895 #define STROM_ASSERT_ARRAY_SIZE 50
1896
1897
1898 /* must be used on a CID before placing it on a HW ring */
1899 #define HW_CID(bp, x) ((BP_PORT(bp) << 23) | \
1900 (BP_VN(bp) << BNX2X_SWCID_SHIFT) | \
1901 (x))
1902
1903 #define SP_DESC_CNT (BCM_PAGE_SIZE / sizeof(struct eth_spe))
1904 #define MAX_SP_DESC_CNT (SP_DESC_CNT - 1)
1905
1906
1907 #define BNX2X_BTR 4
1908 #define MAX_SPQ_PENDING 8
1909
1910 /* CMNG constants, as derived from system spec calculations */
1911 /* default MIN rate in case VNIC min rate is configured to zero - 100Mbps */
1912 #define DEF_MIN_RATE 100
1913 /* resolution of the rate shaping timer - 400 usec */
1914 #define RS_PERIODIC_TIMEOUT_USEC 400
1915 /* number of bytes in single QM arbitration cycle -
1916 * coefficient for calculating the fairness timer */
1917 #define QM_ARB_BYTES 160000
1918 /* resolution of Min algorithm 1:100 */
1919 #define MIN_RES 100
1920 /* how many bytes above threshold for the minimal credit of Min algorithm*/
1921 #define MIN_ABOVE_THRESH 32768
1922 /* Fairness algorithm integration time coefficient -
1923 * for calculating the actual Tfair */
1924 #define T_FAIR_COEF ((MIN_ABOVE_THRESH + QM_ARB_BYTES) * 8 * MIN_RES)
1925 /* Memory of fairness algorithm . 2 cycles */
1926 #define FAIR_MEM 2
1927
1928
1929 #define ATTN_NIG_FOR_FUNC (1L << 8)
1930 #define ATTN_SW_TIMER_4_FUNC (1L << 9)
1931 #define GPIO_2_FUNC (1L << 10)
1932 #define GPIO_3_FUNC (1L << 11)
1933 #define GPIO_4_FUNC (1L << 12)
1934 #define ATTN_GENERAL_ATTN_1 (1L << 13)
1935 #define ATTN_GENERAL_ATTN_2 (1L << 14)
1936 #define ATTN_GENERAL_ATTN_3 (1L << 15)
1937 #define ATTN_GENERAL_ATTN_4 (1L << 13)
1938 #define ATTN_GENERAL_ATTN_5 (1L << 14)
1939 #define ATTN_GENERAL_ATTN_6 (1L << 15)
1940
1941 #define ATTN_HARD_WIRED_MASK 0xff00
1942 #define ATTENTION_ID 4
1943
1944
1945 /* stuff added to make the code fit 80Col */
1946
1947 #define BNX2X_PMF_LINK_ASSERT \
1948 GENERAL_ATTEN_OFFSET(LINK_SYNC_ATTENTION_BIT_FUNC_0 + BP_FUNC(bp))
1949
1950 #define BNX2X_MC_ASSERT_BITS \
1951 (GENERAL_ATTEN_OFFSET(TSTORM_FATAL_ASSERT_ATTENTION_BIT) | \
1952 GENERAL_ATTEN_OFFSET(USTORM_FATAL_ASSERT_ATTENTION_BIT) | \
1953 GENERAL_ATTEN_OFFSET(CSTORM_FATAL_ASSERT_ATTENTION_BIT) | \
1954 GENERAL_ATTEN_OFFSET(XSTORM_FATAL_ASSERT_ATTENTION_BIT))
1955
1956 #define BNX2X_MCP_ASSERT \
1957 GENERAL_ATTEN_OFFSET(MCP_FATAL_ASSERT_ATTENTION_BIT)
1958
1959 #define BNX2X_GRC_TIMEOUT GENERAL_ATTEN_OFFSET(LATCHED_ATTN_TIMEOUT_GRC)
1960 #define BNX2X_GRC_RSV (GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCR) | \
1961 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCT) | \
1962 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCN) | \
1963 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCU) | \
1964 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RBCP) | \
1965 GENERAL_ATTEN_OFFSET(LATCHED_ATTN_RSVD_GRC))
1966
1967 #define HW_INTERRUT_ASSERT_SET_0 \
1968 (AEU_INPUTS_ATTN_BITS_TSDM_HW_INTERRUPT | \
1969 AEU_INPUTS_ATTN_BITS_TCM_HW_INTERRUPT | \
1970 AEU_INPUTS_ATTN_BITS_TSEMI_HW_INTERRUPT | \
1971 AEU_INPUTS_ATTN_BITS_PBCLIENT_HW_INTERRUPT)
1972 #define HW_PRTY_ASSERT_SET_0 (AEU_INPUTS_ATTN_BITS_BRB_PARITY_ERROR | \
1973 AEU_INPUTS_ATTN_BITS_PARSER_PARITY_ERROR | \
1974 AEU_INPUTS_ATTN_BITS_TSDM_PARITY_ERROR | \
1975 AEU_INPUTS_ATTN_BITS_SEARCHER_PARITY_ERROR |\
1976 AEU_INPUTS_ATTN_BITS_TSEMI_PARITY_ERROR |\
1977 AEU_INPUTS_ATTN_BITS_TCM_PARITY_ERROR |\
1978 AEU_INPUTS_ATTN_BITS_PBCLIENT_PARITY_ERROR)
1979 #define HW_INTERRUT_ASSERT_SET_1 \
1980 (AEU_INPUTS_ATTN_BITS_QM_HW_INTERRUPT | \
1981 AEU_INPUTS_ATTN_BITS_TIMERS_HW_INTERRUPT | \
1982 AEU_INPUTS_ATTN_BITS_XSDM_HW_INTERRUPT | \
1983 AEU_INPUTS_ATTN_BITS_XCM_HW_INTERRUPT | \
1984 AEU_INPUTS_ATTN_BITS_XSEMI_HW_INTERRUPT | \
1985 AEU_INPUTS_ATTN_BITS_USDM_HW_INTERRUPT | \
1986 AEU_INPUTS_ATTN_BITS_UCM_HW_INTERRUPT | \
1987 AEU_INPUTS_ATTN_BITS_USEMI_HW_INTERRUPT | \
1988 AEU_INPUTS_ATTN_BITS_UPB_HW_INTERRUPT | \
1989 AEU_INPUTS_ATTN_BITS_CSDM_HW_INTERRUPT | \
1990 AEU_INPUTS_ATTN_BITS_CCM_HW_INTERRUPT)
1991 #define HW_PRTY_ASSERT_SET_1 (AEU_INPUTS_ATTN_BITS_PBF_PARITY_ERROR |\
1992 AEU_INPUTS_ATTN_BITS_QM_PARITY_ERROR | \
1993 AEU_INPUTS_ATTN_BITS_TIMERS_PARITY_ERROR |\
1994 AEU_INPUTS_ATTN_BITS_XSDM_PARITY_ERROR | \
1995 AEU_INPUTS_ATTN_BITS_XCM_PARITY_ERROR |\
1996 AEU_INPUTS_ATTN_BITS_XSEMI_PARITY_ERROR | \
1997 AEU_INPUTS_ATTN_BITS_DOORBELLQ_PARITY_ERROR |\
1998 AEU_INPUTS_ATTN_BITS_NIG_PARITY_ERROR |\
1999 AEU_INPUTS_ATTN_BITS_VAUX_PCI_CORE_PARITY_ERROR |\
2000 AEU_INPUTS_ATTN_BITS_DEBUG_PARITY_ERROR | \
2001 AEU_INPUTS_ATTN_BITS_USDM_PARITY_ERROR | \
2002 AEU_INPUTS_ATTN_BITS_UCM_PARITY_ERROR |\
2003 AEU_INPUTS_ATTN_BITS_USEMI_PARITY_ERROR | \
2004 AEU_INPUTS_ATTN_BITS_UPB_PARITY_ERROR | \
2005 AEU_INPUTS_ATTN_BITS_CSDM_PARITY_ERROR |\
2006 AEU_INPUTS_ATTN_BITS_CCM_PARITY_ERROR)
2007 #define HW_INTERRUT_ASSERT_SET_2 \
2008 (AEU_INPUTS_ATTN_BITS_CSEMI_HW_INTERRUPT | \
2009 AEU_INPUTS_ATTN_BITS_CDU_HW_INTERRUPT | \
2010 AEU_INPUTS_ATTN_BITS_DMAE_HW_INTERRUPT | \
2011 AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_HW_INTERRUPT |\
2012 AEU_INPUTS_ATTN_BITS_MISC_HW_INTERRUPT)
2013 #define HW_PRTY_ASSERT_SET_2 (AEU_INPUTS_ATTN_BITS_CSEMI_PARITY_ERROR | \
2014 AEU_INPUTS_ATTN_BITS_PXP_PARITY_ERROR | \
2015 AEU_INPUTS_ATTN_BITS_PXPPCICLOCKCLIENT_PARITY_ERROR |\
2016 AEU_INPUTS_ATTN_BITS_CFC_PARITY_ERROR | \
2017 AEU_INPUTS_ATTN_BITS_CDU_PARITY_ERROR | \
2018 AEU_INPUTS_ATTN_BITS_DMAE_PARITY_ERROR |\
2019 AEU_INPUTS_ATTN_BITS_IGU_PARITY_ERROR | \
2020 AEU_INPUTS_ATTN_BITS_MISC_PARITY_ERROR)
2021
2022 #define HW_PRTY_ASSERT_SET_3 (AEU_INPUTS_ATTN_BITS_MCP_LATCHED_ROM_PARITY | \
2023 AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_RX_PARITY | \
2024 AEU_INPUTS_ATTN_BITS_MCP_LATCHED_UMP_TX_PARITY | \
2025 AEU_INPUTS_ATTN_BITS_MCP_LATCHED_SCPAD_PARITY)
2026
2027 #define HW_PRTY_ASSERT_SET_4 (AEU_INPUTS_ATTN_BITS_PGLUE_PARITY_ERROR | \
2028 AEU_INPUTS_ATTN_BITS_ATC_PARITY_ERROR)
2029
2030 #define MULTI_MASK 0x7f
2031
2032
2033 #define DEF_USB_FUNC_OFF offsetof(struct cstorm_def_status_block_u, func)
2034 #define DEF_CSB_FUNC_OFF offsetof(struct cstorm_def_status_block_c, func)
2035 #define DEF_XSB_FUNC_OFF offsetof(struct xstorm_def_status_block, func)
2036 #define DEF_TSB_FUNC_OFF offsetof(struct tstorm_def_status_block, func)
2037
2038 #define DEF_USB_IGU_INDEX_OFF \
2039 offsetof(struct cstorm_def_status_block_u, igu_index)
2040 #define DEF_CSB_IGU_INDEX_OFF \
2041 offsetof(struct cstorm_def_status_block_c, igu_index)
2042 #define DEF_XSB_IGU_INDEX_OFF \
2043 offsetof(struct xstorm_def_status_block, igu_index)
2044 #define DEF_TSB_IGU_INDEX_OFF \
2045 offsetof(struct tstorm_def_status_block, igu_index)
2046
2047 #define DEF_USB_SEGMENT_OFF \
2048 offsetof(struct cstorm_def_status_block_u, segment)
2049 #define DEF_CSB_SEGMENT_OFF \
2050 offsetof(struct cstorm_def_status_block_c, segment)
2051 #define DEF_XSB_SEGMENT_OFF \
2052 offsetof(struct xstorm_def_status_block, segment)
2053 #define DEF_TSB_SEGMENT_OFF \
2054 offsetof(struct tstorm_def_status_block, segment)
2055
2056 #define BNX2X_SP_DSB_INDEX \
2057 (&bp->def_status_blk->sp_sb.\
2058 index_values[HC_SP_INDEX_ETH_DEF_CONS])
2059
2060 #define SET_FLAG(value, mask, flag) \
2061 do {\
2062 (value) &= ~(mask);\
2063 (value) |= ((flag) << (mask##_SHIFT));\
2064 } while (0)
2065
2066 #define GET_FLAG(value, mask) \
2067 (((value) & (mask)) >> (mask##_SHIFT))
2068
2069 #define GET_FIELD(value, fname) \
2070 (((value) & (fname##_MASK)) >> (fname##_SHIFT))
2071
2072 #define CAM_IS_INVALID(x) \
2073 (GET_FLAG(x.flags, \
2074 MAC_CONFIGURATION_ENTRY_ACTION_TYPE) == \
2075 (T_ETH_MAC_COMMAND_INVALIDATE))
2076
2077 /* Number of u32 elements in MC hash array */
2078 #define MC_HASH_SIZE 8
2079 #define MC_HASH_OFFSET(bp, i) (BAR_TSTRORM_INTMEM + \
2080 TSTORM_APPROXIMATE_MATCH_MULTICAST_FILTERING_OFFSET(BP_FUNC(bp)) + i*4)
2081
2082
2083 #ifndef PXP2_REG_PXP2_INT_STS
2084 #define PXP2_REG_PXP2_INT_STS PXP2_REG_PXP2_INT_STS_0
2085 #endif
2086
2087 #ifndef ETH_MAX_RX_CLIENTS_E2
2088 #define ETH_MAX_RX_CLIENTS_E2 ETH_MAX_RX_CLIENTS_E1H
2089 #endif
2090
2091 #define BNX2X_VPD_LEN 128
2092 #define VENDOR_ID_LEN 4
2093
2094 /* Congestion management fairness mode */
2095 #define CMNG_FNS_NONE 0
2096 #define CMNG_FNS_MINMAX 1
2097
2098 #define HC_SEG_ACCESS_DEF 0 /*Driver decision 0-3*/
2099 #define HC_SEG_ACCESS_ATTN 4
2100 #define HC_SEG_ACCESS_NORM 0 /*Driver decision 0-1*/
2101
2102 static const u32 dmae_reg_go_c[] = {
2103 DMAE_REG_GO_C0, DMAE_REG_GO_C1, DMAE_REG_GO_C2, DMAE_REG_GO_C3,
2104 DMAE_REG_GO_C4, DMAE_REG_GO_C5, DMAE_REG_GO_C6, DMAE_REG_GO_C7,
2105 DMAE_REG_GO_C8, DMAE_REG_GO_C9, DMAE_REG_GO_C10, DMAE_REG_GO_C11,
2106 DMAE_REG_GO_C12, DMAE_REG_GO_C13, DMAE_REG_GO_C14, DMAE_REG_GO_C15
2107 };
2108
2109 void bnx2x_set_ethtool_ops(struct net_device *netdev);
2110 void bnx2x_notify_link_changed(struct bnx2x *bp);
2111
2112
2113 #define BNX2X_MF_SD_PROTOCOL(bp) \
2114 ((bp)->mf_config[BP_VN(bp)] & FUNC_MF_CFG_PROTOCOL_MASK)
2115
2116 #ifdef BCM_CNIC
2117 #define BNX2X_IS_MF_SD_PROTOCOL_ISCSI(bp) \
2118 (BNX2X_MF_SD_PROTOCOL(bp) == FUNC_MF_CFG_PROTOCOL_ISCSI)
2119
2120 #define BNX2X_IS_MF_SD_PROTOCOL_FCOE(bp) \
2121 (BNX2X_MF_SD_PROTOCOL(bp) == FUNC_MF_CFG_PROTOCOL_FCOE)
2122
2123 #define IS_MF_ISCSI_SD(bp) (IS_MF_SD(bp) && BNX2X_IS_MF_SD_PROTOCOL_ISCSI(bp))
2124 #define IS_MF_FCOE_SD(bp) (IS_MF_SD(bp) && BNX2X_IS_MF_SD_PROTOCOL_FCOE(bp))
2125
2126 #define IS_MF_STORAGE_SD(bp) (IS_MF_SD(bp) && \
2127 (BNX2X_IS_MF_SD_PROTOCOL_ISCSI(bp) || \
2128 BNX2X_IS_MF_SD_PROTOCOL_FCOE(bp)))
2129 #endif
2130
2131 #endif /* bnx2x.h */
2132