1 /* SPDX-License-Identifier: GPL-2.0 */
2 #ifndef _PPC_BOOT_DCR_H_
3 #define _PPC_BOOT_DCR_H_
4 
5 #define mfdcr(rn) \
6 	({	\
7 		unsigned long rval; \
8 		asm volatile("mfdcr %0,%1" : "=r"(rval) : "i"(rn)); \
9 		rval; \
10 	})
11 #define mtdcr(rn, val) \
12 	asm volatile("mtdcr %0,%1" : : "i"(rn), "r"(val))
13 #define mfdcrx(rn) \
14 	({	\
15 		unsigned long rval; \
16 		asm volatile("mfdcrx %0,%1" : "=r"(rval) : "r"(rn)); \
17 		rval; \
18 	})
19 #define mtdcrx(rn, val) \
20 	({	\
21 		asm volatile("mtdcrx %0,%1" : : "r"(rn), "r" (val)); \
22 	})
23 
24 /* 440GP/440GX SDRAM controller DCRs */
25 #define DCRN_SDRAM0_CFGADDR				0x010
26 #define DCRN_SDRAM0_CFGDATA				0x011
27 
28 #define SDRAM0_READ(offset) ({\
29 	mtdcr(DCRN_SDRAM0_CFGADDR, offset); \
30 	mfdcr(DCRN_SDRAM0_CFGDATA); })
31 #define SDRAM0_WRITE(offset, data) ({\
32 	mtdcr(DCRN_SDRAM0_CFGADDR, offset); \
33 	mtdcr(DCRN_SDRAM0_CFGDATA, data); })
34 
35 #define 	SDRAM0_B0CR				0x40
36 #define 	SDRAM0_B1CR				0x44
37 #define 	SDRAM0_B2CR				0x48
38 #define 	SDRAM0_B3CR				0x4c
39 
40 static const unsigned long sdram_bxcr[] = { SDRAM0_B0CR, SDRAM0_B1CR,
41 					    SDRAM0_B2CR, SDRAM0_B3CR };
42 
43 #define			SDRAM_CONFIG_BANK_ENABLE        0x00000001
44 #define			SDRAM_CONFIG_SIZE_MASK          0x000e0000
45 #define			SDRAM_CONFIG_BANK_SIZE(reg)	\
46 	(0x00400000 << ((reg & SDRAM_CONFIG_SIZE_MASK) >> 17))
47 
48 /* 440GP External Bus Controller (EBC) */
49 #define DCRN_EBC0_CFGADDR				0x012
50 #define DCRN_EBC0_CFGDATA				0x013
51 #define   EBC_NUM_BANKS					  8
52 #define   EBC_B0CR					  0x00
53 #define   EBC_B1CR					  0x01
54 #define   EBC_B2CR					  0x02
55 #define   EBC_B3CR					  0x03
56 #define   EBC_B4CR					  0x04
57 #define   EBC_B5CR					  0x05
58 #define   EBC_B6CR					  0x06
59 #define   EBC_B7CR					  0x07
60 #define   EBC_BXCR(n)					  (n)
61 #define	    EBC_BXCR_BAS				    0xfff00000
62 #define	    EBC_BXCR_BS				  	    0x000e0000
63 #define	    EBC_BXCR_BANK_SIZE(reg) \
64 	(0x100000 << (((reg) & EBC_BXCR_BS) >> 17))
65 #define	    EBC_BXCR_BU				  	    0x00018000
66 #define	      EBC_BXCR_BU_OFF			  	      0x00000000
67 #define	      EBC_BXCR_BU_RO			  	      0x00008000
68 #define	      EBC_BXCR_BU_WO			  	      0x00010000
69 #define	      EBC_BXCR_BU_RW			  	      0x00018000
70 #define	    EBC_BXCR_BW				  	    0x00006000
71 #define   EBC_B0AP					  0x10
72 #define   EBC_B1AP					  0x11
73 #define   EBC_B2AP					  0x12
74 #define   EBC_B3AP					  0x13
75 #define   EBC_B4AP					  0x14
76 #define   EBC_B5AP					  0x15
77 #define   EBC_B6AP					  0x16
78 #define   EBC_B7AP					  0x17
79 #define   EBC_BXAP(n)					  (0x10+(n))
80 #define   EBC_BEAR					  0x20
81 #define   EBC_BESR					  0x21
82 #define   EBC_CFG					  0x23
83 #define   EBC_CID					  0x24
84 
85 /* 440GP Clock, PM, chip control */
86 #define DCRN_CPC0_SR					0x0b0
87 #define DCRN_CPC0_ER					0x0b1
88 #define DCRN_CPC0_FR					0x0b2
89 #define DCRN_CPC0_SYS0					0x0e0
90 #define	  CPC0_SYS0_TUNE				  0xffc00000
91 #define	  CPC0_SYS0_FBDV_MASK				  0x003c0000
92 #define	  CPC0_SYS0_FWDVA_MASK				  0x00038000
93 #define	  CPC0_SYS0_FWDVB_MASK				  0x00007000
94 #define	  CPC0_SYS0_OPDV_MASK				  0x00000c00
95 #define	  CPC0_SYS0_EPDV_MASK				  0x00000300
96 /* Helper macros to compute the actual clock divider values from the
97  * encodings in the CPC0 register */
98 #define	  CPC0_SYS0_FBDV(reg) \
99 		((((((reg) & CPC0_SYS0_FBDV_MASK) >> 18) - 1) & 0xf) + 1)
100 #define	  CPC0_SYS0_FWDVA(reg) \
101 		(8 - (((reg) & CPC0_SYS0_FWDVA_MASK) >> 15))
102 #define	  CPC0_SYS0_FWDVB(reg) \
103 		(8 - (((reg) & CPC0_SYS0_FWDVB_MASK) >> 12))
104 #define	  CPC0_SYS0_OPDV(reg) \
105 		((((reg) & CPC0_SYS0_OPDV_MASK) >> 10) + 1)
106 #define	  CPC0_SYS0_EPDV(reg) \
107 		((((reg) & CPC0_SYS0_EPDV_MASK) >> 8) + 1)
108 #define	  CPC0_SYS0_EXTSL				  0x00000080
109 #define	  CPC0_SYS0_RW_MASK				  0x00000060
110 #define	  CPC0_SYS0_RL					  0x00000010
111 #define	  CPC0_SYS0_ZMIISL_MASK				  0x0000000c
112 #define	  CPC0_SYS0_BYPASS				  0x00000002
113 #define	  CPC0_SYS0_NTO1				  0x00000001
114 #define DCRN_CPC0_SYS1					0x0e1
115 #define DCRN_CPC0_CUST0					0x0e2
116 #define DCRN_CPC0_CUST1					0x0e3
117 #define DCRN_CPC0_STRP0					0x0e4
118 #define DCRN_CPC0_STRP1					0x0e5
119 #define DCRN_CPC0_STRP2					0x0e6
120 #define DCRN_CPC0_STRP3					0x0e7
121 #define DCRN_CPC0_GPIO					0x0e8
122 #define DCRN_CPC0_PLB					0x0e9
123 #define DCRN_CPC0_CR1					0x0ea
124 #define DCRN_CPC0_CR0					0x0eb
125 #define	  CPC0_CR0_SWE					  0x80000000
126 #define	  CPC0_CR0_CETE					  0x40000000
127 #define	  CPC0_CR0_U1FCS				  0x20000000
128 #define	  CPC0_CR0_U0DTE				  0x10000000
129 #define	  CPC0_CR0_U0DRE				  0x08000000
130 #define	  CPC0_CR0_U0DC					  0x04000000
131 #define	  CPC0_CR0_U1DTE				  0x02000000
132 #define	  CPC0_CR0_U1DRE				  0x01000000
133 #define	  CPC0_CR0_U1DC					  0x00800000
134 #define	  CPC0_CR0_U0EC					  0x00400000
135 #define	  CPC0_CR0_U1EC					  0x00200000
136 #define	  CPC0_CR0_UDIV_MASK				  0x001f0000
137 #define	  CPC0_CR0_UDIV(reg) \
138 		((((reg) & CPC0_CR0_UDIV_MASK) >> 16) + 1)
139 #define DCRN_CPC0_MIRQ0					0x0ec
140 #define DCRN_CPC0_MIRQ1					0x0ed
141 #define DCRN_CPC0_JTAGID				0x0ef
142 
143 #define DCRN_MAL0_CFG					0x180
144 #define MAL_RESET 0x80000000
145 
146 /* 440EP Clock/Power-on Reset regs */
147 #define DCRN_CPR0_ADDR	0xc
148 #define DCRN_CPR0_DATA	0xd
149 #define CPR0_PLLD0	0x60
150 #define CPR0_OPBD0	0xc0
151 #define CPR0_PERD0	0xe0
152 #define CPR0_PRIMBD0	0xa0
153 #define CPR0_SCPID	0x120
154 #define CPR0_PLLC0	0x40
155 
156 /* 405GP Clocking/Power Management/Chip Control regs */
157 #define DCRN_CPC0_PLLMR 0xb0
158 #define DCRN_405_CPC0_CR0 0xb1
159 #define DCRN_405_CPC0_CR1 0xb2
160 #define DCRN_405_CPC0_PSR 0xb4
161 
162 /* 405EP Clocking/Power Management/Chip Control regs */
163 #define DCRN_CPC0_PLLMR0  0xf0
164 #define DCRN_CPC0_PLLMR1  0xf4
165 #define DCRN_CPC0_UCR     0xf5
166 
167 /* 440GX/405EX Clock Control reg */
168 #define DCRN_CPR0_CLKUPD				0x020
169 #define DCRN_CPR0_PLLC					0x040
170 #define DCRN_CPR0_PLLD					0x060
171 #define DCRN_CPR0_PRIMAD				0x080
172 #define DCRN_CPR0_PRIMBD				0x0a0
173 #define DCRN_CPR0_OPBD					0x0c0
174 #define DCRN_CPR0_PERD					0x0e0
175 #define DCRN_CPR0_MALD					0x100
176 
177 #define DCRN_SDR0_CONFIG_ADDR 	0xe
178 #define DCRN_SDR0_CONFIG_DATA	0xf
179 
180 /* SDR read/write helper macros */
181 #define SDR0_READ(offset) ({\
182 	mtdcr(DCRN_SDR0_CONFIG_ADDR, offset); \
183 	mfdcr(DCRN_SDR0_CONFIG_DATA); })
184 #define SDR0_WRITE(offset, data) ({\
185 	mtdcr(DCRN_SDR0_CONFIG_ADDR, offset); \
186 	mtdcr(DCRN_SDR0_CONFIG_DATA, data); })
187 
188 #define DCRN_SDR0_UART0		0x0120
189 #define DCRN_SDR0_UART1		0x0121
190 #define DCRN_SDR0_UART2		0x0122
191 #define DCRN_SDR0_UART3		0x0123
192 
193 
194 /* CPRs read/write helper macros - based off include/asm-ppc/ibm44x.h */
195 
196 #define DCRN_CPR0_CFGADDR				0xc
197 #define DCRN_CPR0_CFGDATA				0xd
198 
199 #define CPR0_READ(offset) ({\
200 	mtdcr(DCRN_CPR0_CFGADDR, offset); \
201 	mfdcr(DCRN_CPR0_CFGDATA); })
202 #define CPR0_WRITE(offset, data) ({\
203 	mtdcr(DCRN_CPR0_CFGADDR, offset); \
204 	mtdcr(DCRN_CPR0_CFGDATA, data); })
205 
206 
207 
208 #endif	/* _PPC_BOOT_DCR_H_ */
209