1 /*
2 * drivers/mmc/host/omap_hsmmc.c
3 *
4 * Driver for OMAP2430/3430 MMC controller.
5 *
6 * Copyright (C) 2007 Texas Instruments.
7 *
8 * Authors:
9 * Syed Mohammed Khasim <x0khasim@ti.com>
10 * Madhusudhan <madhu.cr@ti.com>
11 * Mohit Jalori <mjalori@ti.com>
12 *
13 * This file is licensed under the terms of the GNU General Public License
14 * version 2. This program is licensed "as is" without any warranty of any
15 * kind, whether express or implied.
16 */
17
18 #include <linux/module.h>
19 #include <linux/init.h>
20 #include <linux/debugfs.h>
21 #include <linux/seq_file.h>
22 #include <linux/interrupt.h>
23 #include <linux/delay.h>
24 #include <linux/dma-mapping.h>
25 #include <linux/platform_device.h>
26 #include <linux/workqueue.h>
27 #include <linux/timer.h>
28 #include <linux/clk.h>
29 #include <linux/mmc/host.h>
30 #include <linux/mmc/core.h>
31 #include <linux/mmc/mmc.h>
32 #include <linux/io.h>
33 #include <linux/semaphore.h>
34 #include <linux/gpio.h>
35 #include <linux/regulator/consumer.h>
36 #include <plat/dma.h>
37 #include <mach/hardware.h>
38 #include <plat/board.h>
39 #include <plat/mmc.h>
40 #include <plat/cpu.h>
41
42 /* OMAP HSMMC Host Controller Registers */
43 #define OMAP_HSMMC_SYSCONFIG 0x0010
44 #define OMAP_HSMMC_SYSSTATUS 0x0014
45 #define OMAP_HSMMC_CON 0x002C
46 #define OMAP_HSMMC_BLK 0x0104
47 #define OMAP_HSMMC_ARG 0x0108
48 #define OMAP_HSMMC_CMD 0x010C
49 #define OMAP_HSMMC_RSP10 0x0110
50 #define OMAP_HSMMC_RSP32 0x0114
51 #define OMAP_HSMMC_RSP54 0x0118
52 #define OMAP_HSMMC_RSP76 0x011C
53 #define OMAP_HSMMC_DATA 0x0120
54 #define OMAP_HSMMC_HCTL 0x0128
55 #define OMAP_HSMMC_SYSCTL 0x012C
56 #define OMAP_HSMMC_STAT 0x0130
57 #define OMAP_HSMMC_IE 0x0134
58 #define OMAP_HSMMC_ISE 0x0138
59 #define OMAP_HSMMC_CAPA 0x0140
60
61 #define VS18 (1 << 26)
62 #define VS30 (1 << 25)
63 #define SDVS18 (0x5 << 9)
64 #define SDVS30 (0x6 << 9)
65 #define SDVS33 (0x7 << 9)
66 #define SDVS_MASK 0x00000E00
67 #define SDVSCLR 0xFFFFF1FF
68 #define SDVSDET 0x00000400
69 #define AUTOIDLE 0x1
70 #define SDBP (1 << 8)
71 #define DTO 0xe
72 #define ICE 0x1
73 #define ICS 0x2
74 #define CEN (1 << 2)
75 #define CLKD_MASK 0x0000FFC0
76 #define CLKD_SHIFT 6
77 #define DTO_MASK 0x000F0000
78 #define DTO_SHIFT 16
79 #define INT_EN_MASK 0x307F0033
80 #define BWR_ENABLE (1 << 4)
81 #define BRR_ENABLE (1 << 5)
82 #define DTO_ENABLE (1 << 20)
83 #define INIT_STREAM (1 << 1)
84 #define DP_SELECT (1 << 21)
85 #define DDIR (1 << 4)
86 #define DMA_EN 0x1
87 #define MSBS (1 << 5)
88 #define BCE (1 << 1)
89 #define FOUR_BIT (1 << 1)
90 #define DW8 (1 << 5)
91 #define CC 0x1
92 #define TC 0x02
93 #define OD 0x1
94 #define ERR (1 << 15)
95 #define CMD_TIMEOUT (1 << 16)
96 #define DATA_TIMEOUT (1 << 20)
97 #define CMD_CRC (1 << 17)
98 #define DATA_CRC (1 << 21)
99 #define CARD_ERR (1 << 28)
100 #define STAT_CLEAR 0xFFFFFFFF
101 #define INIT_STREAM_CMD 0x00000000
102 #define DUAL_VOLT_OCR_BIT 7
103 #define SRC (1 << 25)
104 #define SRD (1 << 26)
105 #define SOFTRESET (1 << 1)
106 #define RESETDONE (1 << 0)
107
108 /*
109 * FIXME: Most likely all the data using these _DEVID defines should come
110 * from the platform_data, or implemented in controller and slot specific
111 * functions.
112 */
113 #define OMAP_MMC1_DEVID 0
114 #define OMAP_MMC2_DEVID 1
115 #define OMAP_MMC3_DEVID 2
116 #define OMAP_MMC4_DEVID 3
117 #define OMAP_MMC5_DEVID 4
118
119 #define MMC_TIMEOUT_MS 20
120 #define OMAP_MMC_MASTER_CLOCK 96000000
121 #define DRIVER_NAME "omap_hsmmc"
122
123 /* Timeouts for entering power saving states on inactivity, msec */
124 #define OMAP_MMC_DISABLED_TIMEOUT 100
125 #define OMAP_MMC_SLEEP_TIMEOUT 1000
126 #define OMAP_MMC_OFF_TIMEOUT 8000
127
128 /*
129 * One controller can have multiple slots, like on some omap boards using
130 * omap.c controller driver. Luckily this is not currently done on any known
131 * omap_hsmmc.c device.
132 */
133 #define mmc_slot(host) (host->pdata->slots[host->slot_id])
134
135 /*
136 * MMC Host controller read/write API's
137 */
138 #define OMAP_HSMMC_READ(base, reg) \
139 __raw_readl((base) + OMAP_HSMMC_##reg)
140
141 #define OMAP_HSMMC_WRITE(base, reg, val) \
142 __raw_writel((val), (base) + OMAP_HSMMC_##reg)
143
144 struct omap_hsmmc_host {
145 struct device *dev;
146 struct mmc_host *mmc;
147 struct mmc_request *mrq;
148 struct mmc_command *cmd;
149 struct mmc_data *data;
150 struct clk *fclk;
151 struct clk *iclk;
152 struct clk *dbclk;
153 /*
154 * vcc == configured supply
155 * vcc_aux == optional
156 * - MMC1, supply for DAT4..DAT7
157 * - MMC2/MMC2, external level shifter voltage supply, for
158 * chip (SDIO, eMMC, etc) or transceiver (MMC2 only)
159 */
160 struct regulator *vcc;
161 struct regulator *vcc_aux;
162 struct work_struct mmc_carddetect_work;
163 void __iomem *base;
164 resource_size_t mapbase;
165 spinlock_t irq_lock; /* Prevent races with irq handler */
166 unsigned int id;
167 unsigned int dma_len;
168 unsigned int dma_sg_idx;
169 unsigned char bus_mode;
170 unsigned char power_mode;
171 u32 *buffer;
172 u32 bytesleft;
173 int suspended;
174 int irq;
175 int use_dma, dma_ch;
176 int dma_line_tx, dma_line_rx;
177 int slot_id;
178 int got_dbclk;
179 int response_busy;
180 int context_loss;
181 int dpm_state;
182 int vdd;
183 int protect_card;
184 int reqs_blocked;
185 int use_reg;
186 int req_in_progress;
187
188 struct omap_mmc_platform_data *pdata;
189 };
190
omap_hsmmc_card_detect(struct device * dev,int slot)191 static int omap_hsmmc_card_detect(struct device *dev, int slot)
192 {
193 struct omap_mmc_platform_data *mmc = dev->platform_data;
194
195 /* NOTE: assumes card detect signal is active-low */
196 return !gpio_get_value_cansleep(mmc->slots[0].switch_pin);
197 }
198
omap_hsmmc_get_wp(struct device * dev,int slot)199 static int omap_hsmmc_get_wp(struct device *dev, int slot)
200 {
201 struct omap_mmc_platform_data *mmc = dev->platform_data;
202
203 /* NOTE: assumes write protect signal is active-high */
204 return gpio_get_value_cansleep(mmc->slots[0].gpio_wp);
205 }
206
omap_hsmmc_get_cover_state(struct device * dev,int slot)207 static int omap_hsmmc_get_cover_state(struct device *dev, int slot)
208 {
209 struct omap_mmc_platform_data *mmc = dev->platform_data;
210
211 /* NOTE: assumes card detect signal is active-low */
212 return !gpio_get_value_cansleep(mmc->slots[0].switch_pin);
213 }
214
215 #ifdef CONFIG_PM
216
omap_hsmmc_suspend_cdirq(struct device * dev,int slot)217 static int omap_hsmmc_suspend_cdirq(struct device *dev, int slot)
218 {
219 struct omap_mmc_platform_data *mmc = dev->platform_data;
220
221 disable_irq(mmc->slots[0].card_detect_irq);
222 return 0;
223 }
224
omap_hsmmc_resume_cdirq(struct device * dev,int slot)225 static int omap_hsmmc_resume_cdirq(struct device *dev, int slot)
226 {
227 struct omap_mmc_platform_data *mmc = dev->platform_data;
228
229 enable_irq(mmc->slots[0].card_detect_irq);
230 return 0;
231 }
232
233 #else
234
235 #define omap_hsmmc_suspend_cdirq NULL
236 #define omap_hsmmc_resume_cdirq NULL
237
238 #endif
239
240 #ifdef CONFIG_REGULATOR
241
omap_hsmmc_1_set_power(struct device * dev,int slot,int power_on,int vdd)242 static int omap_hsmmc_1_set_power(struct device *dev, int slot, int power_on,
243 int vdd)
244 {
245 struct omap_hsmmc_host *host =
246 platform_get_drvdata(to_platform_device(dev));
247 int ret;
248
249 if (mmc_slot(host).before_set_reg)
250 mmc_slot(host).before_set_reg(dev, slot, power_on, vdd);
251
252 if (power_on)
253 ret = mmc_regulator_set_ocr(host->mmc, host->vcc, vdd);
254 else
255 ret = mmc_regulator_set_ocr(host->mmc, host->vcc, 0);
256
257 if (mmc_slot(host).after_set_reg)
258 mmc_slot(host).after_set_reg(dev, slot, power_on, vdd);
259
260 return ret;
261 }
262
omap_hsmmc_235_set_power(struct device * dev,int slot,int power_on,int vdd)263 static int omap_hsmmc_235_set_power(struct device *dev, int slot, int power_on,
264 int vdd)
265 {
266 struct omap_hsmmc_host *host =
267 platform_get_drvdata(to_platform_device(dev));
268 int ret = 0;
269
270 /*
271 * If we don't see a Vcc regulator, assume it's a fixed
272 * voltage always-on regulator.
273 */
274 if (!host->vcc)
275 return 0;
276
277 if (mmc_slot(host).before_set_reg)
278 mmc_slot(host).before_set_reg(dev, slot, power_on, vdd);
279
280 /*
281 * Assume Vcc regulator is used only to power the card ... OMAP
282 * VDDS is used to power the pins, optionally with a transceiver to
283 * support cards using voltages other than VDDS (1.8V nominal). When a
284 * transceiver is used, DAT3..7 are muxed as transceiver control pins.
285 *
286 * In some cases this regulator won't support enable/disable;
287 * e.g. it's a fixed rail for a WLAN chip.
288 *
289 * In other cases vcc_aux switches interface power. Example, for
290 * eMMC cards it represents VccQ. Sometimes transceivers or SDIO
291 * chips/cards need an interface voltage rail too.
292 */
293 if (power_on) {
294 ret = mmc_regulator_set_ocr(host->mmc, host->vcc, vdd);
295 /* Enable interface voltage rail, if needed */
296 if (ret == 0 && host->vcc_aux) {
297 ret = regulator_enable(host->vcc_aux);
298 if (ret < 0)
299 ret = mmc_regulator_set_ocr(host->mmc,
300 host->vcc, 0);
301 }
302 } else {
303 /* Shut down the rail */
304 if (host->vcc_aux)
305 ret = regulator_disable(host->vcc_aux);
306 if (!ret) {
307 /* Then proceed to shut down the local regulator */
308 ret = mmc_regulator_set_ocr(host->mmc,
309 host->vcc, 0);
310 }
311 }
312
313 if (mmc_slot(host).after_set_reg)
314 mmc_slot(host).after_set_reg(dev, slot, power_on, vdd);
315
316 return ret;
317 }
318
omap_hsmmc_4_set_power(struct device * dev,int slot,int power_on,int vdd)319 static int omap_hsmmc_4_set_power(struct device *dev, int slot, int power_on,
320 int vdd)
321 {
322 return 0;
323 }
324
omap_hsmmc_1_set_sleep(struct device * dev,int slot,int sleep,int vdd,int cardsleep)325 static int omap_hsmmc_1_set_sleep(struct device *dev, int slot, int sleep,
326 int vdd, int cardsleep)
327 {
328 struct omap_hsmmc_host *host =
329 platform_get_drvdata(to_platform_device(dev));
330 int mode = sleep ? REGULATOR_MODE_STANDBY : REGULATOR_MODE_NORMAL;
331
332 return regulator_set_mode(host->vcc, mode);
333 }
334
omap_hsmmc_235_set_sleep(struct device * dev,int slot,int sleep,int vdd,int cardsleep)335 static int omap_hsmmc_235_set_sleep(struct device *dev, int slot, int sleep,
336 int vdd, int cardsleep)
337 {
338 struct omap_hsmmc_host *host =
339 platform_get_drvdata(to_platform_device(dev));
340 int err, mode;
341
342 /*
343 * If we don't see a Vcc regulator, assume it's a fixed
344 * voltage always-on regulator.
345 */
346 if (!host->vcc)
347 return 0;
348
349 mode = sleep ? REGULATOR_MODE_STANDBY : REGULATOR_MODE_NORMAL;
350
351 if (!host->vcc_aux)
352 return regulator_set_mode(host->vcc, mode);
353
354 if (cardsleep) {
355 /* VCC can be turned off if card is asleep */
356 if (sleep)
357 err = mmc_regulator_set_ocr(host->mmc, host->vcc, 0);
358 else
359 err = mmc_regulator_set_ocr(host->mmc, host->vcc, vdd);
360 } else
361 err = regulator_set_mode(host->vcc, mode);
362 if (err)
363 return err;
364
365 if (!mmc_slot(host).vcc_aux_disable_is_sleep)
366 return regulator_set_mode(host->vcc_aux, mode);
367
368 if (sleep)
369 return regulator_disable(host->vcc_aux);
370 else
371 return regulator_enable(host->vcc_aux);
372 }
373
omap_hsmmc_4_set_sleep(struct device * dev,int slot,int sleep,int vdd,int cardsleep)374 static int omap_hsmmc_4_set_sleep(struct device *dev, int slot, int sleep,
375 int vdd, int cardsleep)
376 {
377 return 0;
378 }
379
omap_hsmmc_reg_get(struct omap_hsmmc_host * host)380 static int omap_hsmmc_reg_get(struct omap_hsmmc_host *host)
381 {
382 struct regulator *reg;
383 int ret = 0;
384 int ocr_value = 0;
385
386 switch (host->id) {
387 case OMAP_MMC1_DEVID:
388 /* On-chip level shifting via PBIAS0/PBIAS1 */
389 mmc_slot(host).set_power = omap_hsmmc_1_set_power;
390 mmc_slot(host).set_sleep = omap_hsmmc_1_set_sleep;
391 break;
392 case OMAP_MMC2_DEVID:
393 case OMAP_MMC3_DEVID:
394 case OMAP_MMC5_DEVID:
395 /* Off-chip level shifting, or none */
396 mmc_slot(host).set_power = omap_hsmmc_235_set_power;
397 mmc_slot(host).set_sleep = omap_hsmmc_235_set_sleep;
398 break;
399 case OMAP_MMC4_DEVID:
400 mmc_slot(host).set_power = omap_hsmmc_4_set_power;
401 mmc_slot(host).set_sleep = omap_hsmmc_4_set_sleep;
402 default:
403 pr_err("MMC%d configuration not supported!\n", host->id);
404 return -EINVAL;
405 }
406
407 reg = regulator_get(host->dev, "vmmc");
408 if (IS_ERR(reg)) {
409 dev_dbg(host->dev, "vmmc regulator missing\n");
410 /*
411 * HACK: until fixed.c regulator is usable,
412 * we don't require a main regulator
413 * for MMC2 or MMC3
414 */
415 if (host->id == OMAP_MMC1_DEVID) {
416 ret = PTR_ERR(reg);
417 goto err;
418 }
419 } else {
420 host->vcc = reg;
421 ocr_value = mmc_regulator_get_ocrmask(reg);
422 if (!mmc_slot(host).ocr_mask) {
423 mmc_slot(host).ocr_mask = ocr_value;
424 } else {
425 if (!(mmc_slot(host).ocr_mask & ocr_value)) {
426 pr_err("MMC%d ocrmask %x is not supported\n",
427 host->id, mmc_slot(host).ocr_mask);
428 mmc_slot(host).ocr_mask = 0;
429 return -EINVAL;
430 }
431 }
432 mmc_slot(host).ocr_mask = mmc_regulator_get_ocrmask(reg);
433
434 /* Allow an aux regulator */
435 reg = regulator_get(host->dev, "vmmc_aux");
436 host->vcc_aux = IS_ERR(reg) ? NULL : reg;
437
438 /*
439 * UGLY HACK: workaround regulator framework bugs.
440 * When the bootloader leaves a supply active, it's
441 * initialized with zero usecount ... and we can't
442 * disable it without first enabling it. Until the
443 * framework is fixed, we need a workaround like this
444 * (which is safe for MMC, but not in general).
445 */
446 if (regulator_is_enabled(host->vcc) > 0) {
447 regulator_enable(host->vcc);
448 regulator_disable(host->vcc);
449 }
450 if (host->vcc_aux) {
451 if (regulator_is_enabled(reg) > 0) {
452 regulator_enable(reg);
453 regulator_disable(reg);
454 }
455 }
456 }
457
458 return 0;
459
460 err:
461 mmc_slot(host).set_power = NULL;
462 mmc_slot(host).set_sleep = NULL;
463 return ret;
464 }
465
omap_hsmmc_reg_put(struct omap_hsmmc_host * host)466 static void omap_hsmmc_reg_put(struct omap_hsmmc_host *host)
467 {
468 regulator_put(host->vcc);
469 regulator_put(host->vcc_aux);
470 mmc_slot(host).set_power = NULL;
471 mmc_slot(host).set_sleep = NULL;
472 }
473
omap_hsmmc_have_reg(void)474 static inline int omap_hsmmc_have_reg(void)
475 {
476 return 1;
477 }
478
479 #else
480
omap_hsmmc_reg_get(struct omap_hsmmc_host * host)481 static inline int omap_hsmmc_reg_get(struct omap_hsmmc_host *host)
482 {
483 return -EINVAL;
484 }
485
omap_hsmmc_reg_put(struct omap_hsmmc_host * host)486 static inline void omap_hsmmc_reg_put(struct omap_hsmmc_host *host)
487 {
488 }
489
omap_hsmmc_have_reg(void)490 static inline int omap_hsmmc_have_reg(void)
491 {
492 return 0;
493 }
494
495 #endif
496
omap_hsmmc_gpio_init(struct omap_mmc_platform_data * pdata)497 static int omap_hsmmc_gpio_init(struct omap_mmc_platform_data *pdata)
498 {
499 int ret;
500
501 if (gpio_is_valid(pdata->slots[0].switch_pin)) {
502 if (pdata->slots[0].cover)
503 pdata->slots[0].get_cover_state =
504 omap_hsmmc_get_cover_state;
505 else
506 pdata->slots[0].card_detect = omap_hsmmc_card_detect;
507 pdata->slots[0].card_detect_irq =
508 gpio_to_irq(pdata->slots[0].switch_pin);
509 ret = gpio_request(pdata->slots[0].switch_pin, "mmc_cd");
510 if (ret)
511 return ret;
512 ret = gpio_direction_input(pdata->slots[0].switch_pin);
513 if (ret)
514 goto err_free_sp;
515 } else
516 pdata->slots[0].switch_pin = -EINVAL;
517
518 if (gpio_is_valid(pdata->slots[0].gpio_wp)) {
519 pdata->slots[0].get_ro = omap_hsmmc_get_wp;
520 ret = gpio_request(pdata->slots[0].gpio_wp, "mmc_wp");
521 if (ret)
522 goto err_free_cd;
523 ret = gpio_direction_input(pdata->slots[0].gpio_wp);
524 if (ret)
525 goto err_free_wp;
526 } else
527 pdata->slots[0].gpio_wp = -EINVAL;
528
529 return 0;
530
531 err_free_wp:
532 gpio_free(pdata->slots[0].gpio_wp);
533 err_free_cd:
534 if (gpio_is_valid(pdata->slots[0].switch_pin))
535 err_free_sp:
536 gpio_free(pdata->slots[0].switch_pin);
537 return ret;
538 }
539
omap_hsmmc_gpio_free(struct omap_mmc_platform_data * pdata)540 static void omap_hsmmc_gpio_free(struct omap_mmc_platform_data *pdata)
541 {
542 if (gpio_is_valid(pdata->slots[0].gpio_wp))
543 gpio_free(pdata->slots[0].gpio_wp);
544 if (gpio_is_valid(pdata->slots[0].switch_pin))
545 gpio_free(pdata->slots[0].switch_pin);
546 }
547
548 /*
549 * Stop clock to the card
550 */
omap_hsmmc_stop_clock(struct omap_hsmmc_host * host)551 static void omap_hsmmc_stop_clock(struct omap_hsmmc_host *host)
552 {
553 OMAP_HSMMC_WRITE(host->base, SYSCTL,
554 OMAP_HSMMC_READ(host->base, SYSCTL) & ~CEN);
555 if ((OMAP_HSMMC_READ(host->base, SYSCTL) & CEN) != 0x0)
556 dev_dbg(mmc_dev(host->mmc), "MMC Clock is not stoped\n");
557 }
558
omap_hsmmc_enable_irq(struct omap_hsmmc_host * host,struct mmc_command * cmd)559 static void omap_hsmmc_enable_irq(struct omap_hsmmc_host *host,
560 struct mmc_command *cmd)
561 {
562 unsigned int irq_mask;
563
564 if (host->use_dma)
565 irq_mask = INT_EN_MASK & ~(BRR_ENABLE | BWR_ENABLE);
566 else
567 irq_mask = INT_EN_MASK;
568
569 /* Disable timeout for erases */
570 if (cmd->opcode == MMC_ERASE)
571 irq_mask &= ~DTO_ENABLE;
572
573 OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR);
574 OMAP_HSMMC_WRITE(host->base, ISE, irq_mask);
575 OMAP_HSMMC_WRITE(host->base, IE, irq_mask);
576 }
577
omap_hsmmc_disable_irq(struct omap_hsmmc_host * host)578 static void omap_hsmmc_disable_irq(struct omap_hsmmc_host *host)
579 {
580 OMAP_HSMMC_WRITE(host->base, ISE, 0);
581 OMAP_HSMMC_WRITE(host->base, IE, 0);
582 OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR);
583 }
584
585 #ifdef CONFIG_PM
586
587 /*
588 * Restore the MMC host context, if it was lost as result of a
589 * power state change.
590 */
omap_hsmmc_context_restore(struct omap_hsmmc_host * host)591 static int omap_hsmmc_context_restore(struct omap_hsmmc_host *host)
592 {
593 struct mmc_ios *ios = &host->mmc->ios;
594 struct omap_mmc_platform_data *pdata = host->pdata;
595 int context_loss = 0;
596 u32 hctl, capa, con;
597 u16 dsor = 0;
598 unsigned long timeout;
599
600 if (pdata->get_context_loss_count) {
601 context_loss = pdata->get_context_loss_count(host->dev);
602 if (context_loss < 0)
603 return 1;
604 }
605
606 dev_dbg(mmc_dev(host->mmc), "context was %slost\n",
607 context_loss == host->context_loss ? "not " : "");
608 if (host->context_loss == context_loss)
609 return 1;
610
611 /* Wait for hardware reset */
612 timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS);
613 while ((OMAP_HSMMC_READ(host->base, SYSSTATUS) & RESETDONE) != RESETDONE
614 && time_before(jiffies, timeout))
615 ;
616
617 /* Do software reset */
618 OMAP_HSMMC_WRITE(host->base, SYSCONFIG, SOFTRESET);
619 timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS);
620 while ((OMAP_HSMMC_READ(host->base, SYSSTATUS) & RESETDONE) != RESETDONE
621 && time_before(jiffies, timeout))
622 ;
623
624 OMAP_HSMMC_WRITE(host->base, SYSCONFIG,
625 OMAP_HSMMC_READ(host->base, SYSCONFIG) | AUTOIDLE);
626
627 if (host->id == OMAP_MMC1_DEVID) {
628 if (host->power_mode != MMC_POWER_OFF &&
629 (1 << ios->vdd) <= MMC_VDD_23_24)
630 hctl = SDVS18;
631 else
632 hctl = SDVS30;
633 capa = VS30 | VS18;
634 } else {
635 hctl = SDVS18;
636 capa = VS18;
637 }
638
639 OMAP_HSMMC_WRITE(host->base, HCTL,
640 OMAP_HSMMC_READ(host->base, HCTL) | hctl);
641
642 OMAP_HSMMC_WRITE(host->base, CAPA,
643 OMAP_HSMMC_READ(host->base, CAPA) | capa);
644
645 OMAP_HSMMC_WRITE(host->base, HCTL,
646 OMAP_HSMMC_READ(host->base, HCTL) | SDBP);
647
648 timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS);
649 while ((OMAP_HSMMC_READ(host->base, HCTL) & SDBP) != SDBP
650 && time_before(jiffies, timeout))
651 ;
652
653 omap_hsmmc_disable_irq(host);
654
655 /* Do not initialize card-specific things if the power is off */
656 if (host->power_mode == MMC_POWER_OFF)
657 goto out;
658
659 con = OMAP_HSMMC_READ(host->base, CON);
660 switch (ios->bus_width) {
661 case MMC_BUS_WIDTH_8:
662 OMAP_HSMMC_WRITE(host->base, CON, con | DW8);
663 break;
664 case MMC_BUS_WIDTH_4:
665 OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8);
666 OMAP_HSMMC_WRITE(host->base, HCTL,
667 OMAP_HSMMC_READ(host->base, HCTL) | FOUR_BIT);
668 break;
669 case MMC_BUS_WIDTH_1:
670 OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8);
671 OMAP_HSMMC_WRITE(host->base, HCTL,
672 OMAP_HSMMC_READ(host->base, HCTL) & ~FOUR_BIT);
673 break;
674 }
675
676 if (ios->clock) {
677 dsor = OMAP_MMC_MASTER_CLOCK / ios->clock;
678 if (dsor < 1)
679 dsor = 1;
680
681 if (OMAP_MMC_MASTER_CLOCK / dsor > ios->clock)
682 dsor++;
683
684 if (dsor > 250)
685 dsor = 250;
686 }
687
688 OMAP_HSMMC_WRITE(host->base, SYSCTL,
689 OMAP_HSMMC_READ(host->base, SYSCTL) & ~CEN);
690 OMAP_HSMMC_WRITE(host->base, SYSCTL, (dsor << 6) | (DTO << 16));
691 OMAP_HSMMC_WRITE(host->base, SYSCTL,
692 OMAP_HSMMC_READ(host->base, SYSCTL) | ICE);
693
694 timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS);
695 while ((OMAP_HSMMC_READ(host->base, SYSCTL) & ICS) != ICS
696 && time_before(jiffies, timeout))
697 ;
698
699 OMAP_HSMMC_WRITE(host->base, SYSCTL,
700 OMAP_HSMMC_READ(host->base, SYSCTL) | CEN);
701
702 con = OMAP_HSMMC_READ(host->base, CON);
703 if (ios->bus_mode == MMC_BUSMODE_OPENDRAIN)
704 OMAP_HSMMC_WRITE(host->base, CON, con | OD);
705 else
706 OMAP_HSMMC_WRITE(host->base, CON, con & ~OD);
707 out:
708 host->context_loss = context_loss;
709
710 dev_dbg(mmc_dev(host->mmc), "context is restored\n");
711 return 0;
712 }
713
714 /*
715 * Save the MMC host context (store the number of power state changes so far).
716 */
omap_hsmmc_context_save(struct omap_hsmmc_host * host)717 static void omap_hsmmc_context_save(struct omap_hsmmc_host *host)
718 {
719 struct omap_mmc_platform_data *pdata = host->pdata;
720 int context_loss;
721
722 if (pdata->get_context_loss_count) {
723 context_loss = pdata->get_context_loss_count(host->dev);
724 if (context_loss < 0)
725 return;
726 host->context_loss = context_loss;
727 }
728 }
729
730 #else
731
omap_hsmmc_context_restore(struct omap_hsmmc_host * host)732 static int omap_hsmmc_context_restore(struct omap_hsmmc_host *host)
733 {
734 return 0;
735 }
736
omap_hsmmc_context_save(struct omap_hsmmc_host * host)737 static void omap_hsmmc_context_save(struct omap_hsmmc_host *host)
738 {
739 }
740
741 #endif
742
743 /*
744 * Send init stream sequence to card
745 * before sending IDLE command
746 */
send_init_stream(struct omap_hsmmc_host * host)747 static void send_init_stream(struct omap_hsmmc_host *host)
748 {
749 int reg = 0;
750 unsigned long timeout;
751
752 if (host->protect_card)
753 return;
754
755 disable_irq(host->irq);
756
757 OMAP_HSMMC_WRITE(host->base, IE, INT_EN_MASK);
758 OMAP_HSMMC_WRITE(host->base, CON,
759 OMAP_HSMMC_READ(host->base, CON) | INIT_STREAM);
760 OMAP_HSMMC_WRITE(host->base, CMD, INIT_STREAM_CMD);
761
762 timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS);
763 while ((reg != CC) && time_before(jiffies, timeout))
764 reg = OMAP_HSMMC_READ(host->base, STAT) & CC;
765
766 OMAP_HSMMC_WRITE(host->base, CON,
767 OMAP_HSMMC_READ(host->base, CON) & ~INIT_STREAM);
768
769 OMAP_HSMMC_WRITE(host->base, STAT, STAT_CLEAR);
770 OMAP_HSMMC_READ(host->base, STAT);
771
772 enable_irq(host->irq);
773 }
774
775 static inline
omap_hsmmc_cover_is_closed(struct omap_hsmmc_host * host)776 int omap_hsmmc_cover_is_closed(struct omap_hsmmc_host *host)
777 {
778 int r = 1;
779
780 if (mmc_slot(host).get_cover_state)
781 r = mmc_slot(host).get_cover_state(host->dev, host->slot_id);
782 return r;
783 }
784
785 static ssize_t
omap_hsmmc_show_cover_switch(struct device * dev,struct device_attribute * attr,char * buf)786 omap_hsmmc_show_cover_switch(struct device *dev, struct device_attribute *attr,
787 char *buf)
788 {
789 struct mmc_host *mmc = container_of(dev, struct mmc_host, class_dev);
790 struct omap_hsmmc_host *host = mmc_priv(mmc);
791
792 return sprintf(buf, "%s\n",
793 omap_hsmmc_cover_is_closed(host) ? "closed" : "open");
794 }
795
796 static DEVICE_ATTR(cover_switch, S_IRUGO, omap_hsmmc_show_cover_switch, NULL);
797
798 static ssize_t
omap_hsmmc_show_slot_name(struct device * dev,struct device_attribute * attr,char * buf)799 omap_hsmmc_show_slot_name(struct device *dev, struct device_attribute *attr,
800 char *buf)
801 {
802 struct mmc_host *mmc = container_of(dev, struct mmc_host, class_dev);
803 struct omap_hsmmc_host *host = mmc_priv(mmc);
804
805 return sprintf(buf, "%s\n", mmc_slot(host).name);
806 }
807
808 static DEVICE_ATTR(slot_name, S_IRUGO, omap_hsmmc_show_slot_name, NULL);
809
810 /*
811 * Configure the response type and send the cmd.
812 */
813 static void
omap_hsmmc_start_command(struct omap_hsmmc_host * host,struct mmc_command * cmd,struct mmc_data * data)814 omap_hsmmc_start_command(struct omap_hsmmc_host *host, struct mmc_command *cmd,
815 struct mmc_data *data)
816 {
817 int cmdreg = 0, resptype = 0, cmdtype = 0;
818
819 dev_dbg(mmc_dev(host->mmc), "%s: CMD%d, argument 0x%08x\n",
820 mmc_hostname(host->mmc), cmd->opcode, cmd->arg);
821 host->cmd = cmd;
822
823 omap_hsmmc_enable_irq(host, cmd);
824
825 host->response_busy = 0;
826 if (cmd->flags & MMC_RSP_PRESENT) {
827 if (cmd->flags & MMC_RSP_136)
828 resptype = 1;
829 else if (cmd->flags & MMC_RSP_BUSY) {
830 resptype = 3;
831 host->response_busy = 1;
832 } else
833 resptype = 2;
834 }
835
836 /*
837 * Unlike OMAP1 controller, the cmdtype does not seem to be based on
838 * ac, bc, adtc, bcr. Only commands ending an open ended transfer need
839 * a val of 0x3, rest 0x0.
840 */
841 if (cmd == host->mrq->stop)
842 cmdtype = 0x3;
843
844 cmdreg = (cmd->opcode << 24) | (resptype << 16) | (cmdtype << 22);
845
846 if (data) {
847 cmdreg |= DP_SELECT | MSBS | BCE;
848 if (data->flags & MMC_DATA_READ)
849 cmdreg |= DDIR;
850 else
851 cmdreg &= ~(DDIR);
852 }
853
854 if (host->use_dma)
855 cmdreg |= DMA_EN;
856
857 host->req_in_progress = 1;
858
859 OMAP_HSMMC_WRITE(host->base, ARG, cmd->arg);
860 OMAP_HSMMC_WRITE(host->base, CMD, cmdreg);
861 }
862
863 static int
omap_hsmmc_get_dma_dir(struct omap_hsmmc_host * host,struct mmc_data * data)864 omap_hsmmc_get_dma_dir(struct omap_hsmmc_host *host, struct mmc_data *data)
865 {
866 if (data->flags & MMC_DATA_WRITE)
867 return DMA_TO_DEVICE;
868 else
869 return DMA_FROM_DEVICE;
870 }
871
omap_hsmmc_request_done(struct omap_hsmmc_host * host,struct mmc_request * mrq)872 static void omap_hsmmc_request_done(struct omap_hsmmc_host *host, struct mmc_request *mrq)
873 {
874 int dma_ch;
875
876 spin_lock(&host->irq_lock);
877 host->req_in_progress = 0;
878 dma_ch = host->dma_ch;
879 spin_unlock(&host->irq_lock);
880
881 omap_hsmmc_disable_irq(host);
882 /* Do not complete the request if DMA is still in progress */
883 if (mrq->data && host->use_dma && dma_ch != -1)
884 return;
885 host->mrq = NULL;
886 mmc_request_done(host->mmc, mrq);
887 }
888
889 /*
890 * Notify the transfer complete to MMC core
891 */
892 static void
omap_hsmmc_xfer_done(struct omap_hsmmc_host * host,struct mmc_data * data)893 omap_hsmmc_xfer_done(struct omap_hsmmc_host *host, struct mmc_data *data)
894 {
895 if (!data) {
896 struct mmc_request *mrq = host->mrq;
897
898 /* TC before CC from CMD6 - don't know why, but it happens */
899 if (host->cmd && host->cmd->opcode == 6 &&
900 host->response_busy) {
901 host->response_busy = 0;
902 return;
903 }
904
905 omap_hsmmc_request_done(host, mrq);
906 return;
907 }
908
909 host->data = NULL;
910
911 if (!data->error)
912 data->bytes_xfered += data->blocks * (data->blksz);
913 else
914 data->bytes_xfered = 0;
915
916 if (!data->stop) {
917 omap_hsmmc_request_done(host, data->mrq);
918 return;
919 }
920 omap_hsmmc_start_command(host, data->stop, NULL);
921 }
922
923 /*
924 * Notify the core about command completion
925 */
926 static void
omap_hsmmc_cmd_done(struct omap_hsmmc_host * host,struct mmc_command * cmd)927 omap_hsmmc_cmd_done(struct omap_hsmmc_host *host, struct mmc_command *cmd)
928 {
929 host->cmd = NULL;
930
931 if (cmd->flags & MMC_RSP_PRESENT) {
932 if (cmd->flags & MMC_RSP_136) {
933 /* response type 2 */
934 cmd->resp[3] = OMAP_HSMMC_READ(host->base, RSP10);
935 cmd->resp[2] = OMAP_HSMMC_READ(host->base, RSP32);
936 cmd->resp[1] = OMAP_HSMMC_READ(host->base, RSP54);
937 cmd->resp[0] = OMAP_HSMMC_READ(host->base, RSP76);
938 } else {
939 /* response types 1, 1b, 3, 4, 5, 6 */
940 cmd->resp[0] = OMAP_HSMMC_READ(host->base, RSP10);
941 }
942 }
943 if ((host->data == NULL && !host->response_busy) || cmd->error)
944 omap_hsmmc_request_done(host, cmd->mrq);
945 }
946
947 /*
948 * DMA clean up for command errors
949 */
omap_hsmmc_dma_cleanup(struct omap_hsmmc_host * host,int errno)950 static void omap_hsmmc_dma_cleanup(struct omap_hsmmc_host *host, int errno)
951 {
952 int dma_ch;
953
954 host->data->error = errno;
955
956 spin_lock(&host->irq_lock);
957 dma_ch = host->dma_ch;
958 host->dma_ch = -1;
959 spin_unlock(&host->irq_lock);
960
961 if (host->use_dma && dma_ch != -1) {
962 dma_unmap_sg(mmc_dev(host->mmc), host->data->sg, host->dma_len,
963 omap_hsmmc_get_dma_dir(host, host->data));
964 omap_free_dma(dma_ch);
965 }
966 host->data = NULL;
967 }
968
969 /*
970 * Readable error output
971 */
972 #ifdef CONFIG_MMC_DEBUG
omap_hsmmc_report_irq(struct omap_hsmmc_host * host,u32 status)973 static void omap_hsmmc_report_irq(struct omap_hsmmc_host *host, u32 status)
974 {
975 /* --- means reserved bit without definition at documentation */
976 static const char *omap_hsmmc_status_bits[] = {
977 "CC", "TC", "BGE", "---", "BWR", "BRR", "---", "---", "CIRQ",
978 "OBI", "---", "---", "---", "---", "---", "ERRI", "CTO", "CCRC",
979 "CEB", "CIE", "DTO", "DCRC", "DEB", "---", "ACE", "---",
980 "---", "---", "---", "CERR", "CERR", "BADA", "---", "---", "---"
981 };
982 char res[256];
983 char *buf = res;
984 int len, i;
985
986 len = sprintf(buf, "MMC IRQ 0x%x :", status);
987 buf += len;
988
989 for (i = 0; i < ARRAY_SIZE(omap_hsmmc_status_bits); i++)
990 if (status & (1 << i)) {
991 len = sprintf(buf, " %s", omap_hsmmc_status_bits[i]);
992 buf += len;
993 }
994
995 dev_dbg(mmc_dev(host->mmc), "%s\n", res);
996 }
997 #endif /* CONFIG_MMC_DEBUG */
998
999 /*
1000 * MMC controller internal state machines reset
1001 *
1002 * Used to reset command or data internal state machines, using respectively
1003 * SRC or SRD bit of SYSCTL register
1004 * Can be called from interrupt context
1005 */
omap_hsmmc_reset_controller_fsm(struct omap_hsmmc_host * host,unsigned long bit)1006 static inline void omap_hsmmc_reset_controller_fsm(struct omap_hsmmc_host *host,
1007 unsigned long bit)
1008 {
1009 unsigned long i = 0;
1010 unsigned long limit = (loops_per_jiffy *
1011 msecs_to_jiffies(MMC_TIMEOUT_MS));
1012
1013 OMAP_HSMMC_WRITE(host->base, SYSCTL,
1014 OMAP_HSMMC_READ(host->base, SYSCTL) | bit);
1015
1016 /*
1017 * OMAP4 ES2 and greater has an updated reset logic.
1018 * Monitor a 0->1 transition first
1019 */
1020 if (mmc_slot(host).features & HSMMC_HAS_UPDATED_RESET) {
1021 while ((!(OMAP_HSMMC_READ(host->base, SYSCTL) & bit))
1022 && (i++ < limit))
1023 cpu_relax();
1024 }
1025 i = 0;
1026
1027 while ((OMAP_HSMMC_READ(host->base, SYSCTL) & bit) &&
1028 (i++ < limit))
1029 cpu_relax();
1030
1031 if (OMAP_HSMMC_READ(host->base, SYSCTL) & bit)
1032 dev_err(mmc_dev(host->mmc),
1033 "Timeout waiting on controller reset in %s\n",
1034 __func__);
1035 }
1036
omap_hsmmc_do_irq(struct omap_hsmmc_host * host,int status)1037 static void omap_hsmmc_do_irq(struct omap_hsmmc_host *host, int status)
1038 {
1039 struct mmc_data *data;
1040 int end_cmd = 0, end_trans = 0;
1041
1042 if (!host->req_in_progress) {
1043 do {
1044 OMAP_HSMMC_WRITE(host->base, STAT, status);
1045 /* Flush posted write */
1046 status = OMAP_HSMMC_READ(host->base, STAT);
1047 } while (status & INT_EN_MASK);
1048 return;
1049 }
1050
1051 data = host->data;
1052 dev_dbg(mmc_dev(host->mmc), "IRQ Status is %x\n", status);
1053
1054 if (status & ERR) {
1055 #ifdef CONFIG_MMC_DEBUG
1056 omap_hsmmc_report_irq(host, status);
1057 #endif
1058 if ((status & CMD_TIMEOUT) ||
1059 (status & CMD_CRC)) {
1060 if (host->cmd) {
1061 if (status & CMD_TIMEOUT) {
1062 omap_hsmmc_reset_controller_fsm(host,
1063 SRC);
1064 host->cmd->error = -ETIMEDOUT;
1065 } else {
1066 host->cmd->error = -EILSEQ;
1067 }
1068 end_cmd = 1;
1069 }
1070 if (host->data || host->response_busy) {
1071 if (host->data)
1072 omap_hsmmc_dma_cleanup(host,
1073 -ETIMEDOUT);
1074 host->response_busy = 0;
1075 omap_hsmmc_reset_controller_fsm(host, SRD);
1076 }
1077 }
1078 if ((status & DATA_TIMEOUT) ||
1079 (status & DATA_CRC)) {
1080 if (host->data || host->response_busy) {
1081 int err = (status & DATA_TIMEOUT) ?
1082 -ETIMEDOUT : -EILSEQ;
1083
1084 if (host->data)
1085 omap_hsmmc_dma_cleanup(host, err);
1086 else
1087 host->mrq->cmd->error = err;
1088 host->response_busy = 0;
1089 omap_hsmmc_reset_controller_fsm(host, SRD);
1090 end_trans = 1;
1091 }
1092 }
1093 if (status & CARD_ERR) {
1094 dev_dbg(mmc_dev(host->mmc),
1095 "Ignoring card err CMD%d\n", host->cmd->opcode);
1096 if (host->cmd)
1097 end_cmd = 1;
1098 if (host->data)
1099 end_trans = 1;
1100 }
1101 }
1102
1103 OMAP_HSMMC_WRITE(host->base, STAT, status);
1104
1105 if (end_cmd || ((status & CC) && host->cmd))
1106 omap_hsmmc_cmd_done(host, host->cmd);
1107 if ((end_trans || (status & TC)) && host->mrq)
1108 omap_hsmmc_xfer_done(host, data);
1109 }
1110
1111 /*
1112 * MMC controller IRQ handler
1113 */
omap_hsmmc_irq(int irq,void * dev_id)1114 static irqreturn_t omap_hsmmc_irq(int irq, void *dev_id)
1115 {
1116 struct omap_hsmmc_host *host = dev_id;
1117 int status;
1118
1119 status = OMAP_HSMMC_READ(host->base, STAT);
1120 do {
1121 omap_hsmmc_do_irq(host, status);
1122 /* Flush posted write */
1123 status = OMAP_HSMMC_READ(host->base, STAT);
1124 } while (status & INT_EN_MASK);
1125
1126 return IRQ_HANDLED;
1127 }
1128
set_sd_bus_power(struct omap_hsmmc_host * host)1129 static void set_sd_bus_power(struct omap_hsmmc_host *host)
1130 {
1131 unsigned long i;
1132
1133 OMAP_HSMMC_WRITE(host->base, HCTL,
1134 OMAP_HSMMC_READ(host->base, HCTL) | SDBP);
1135 for (i = 0; i < loops_per_jiffy; i++) {
1136 if (OMAP_HSMMC_READ(host->base, HCTL) & SDBP)
1137 break;
1138 cpu_relax();
1139 }
1140 }
1141
1142 /*
1143 * Switch MMC interface voltage ... only relevant for MMC1.
1144 *
1145 * MMC2 and MMC3 use fixed 1.8V levels, and maybe a transceiver.
1146 * The MMC2 transceiver controls are used instead of DAT4..DAT7.
1147 * Some chips, like eMMC ones, use internal transceivers.
1148 */
omap_hsmmc_switch_opcond(struct omap_hsmmc_host * host,int vdd)1149 static int omap_hsmmc_switch_opcond(struct omap_hsmmc_host *host, int vdd)
1150 {
1151 u32 reg_val = 0;
1152 int ret;
1153
1154 /* Disable the clocks */
1155 clk_disable(host->fclk);
1156 clk_disable(host->iclk);
1157 if (host->got_dbclk)
1158 clk_disable(host->dbclk);
1159
1160 /* Turn the power off */
1161 ret = mmc_slot(host).set_power(host->dev, host->slot_id, 0, 0);
1162
1163 /* Turn the power ON with given VDD 1.8 or 3.0v */
1164 if (!ret)
1165 ret = mmc_slot(host).set_power(host->dev, host->slot_id, 1,
1166 vdd);
1167 clk_enable(host->iclk);
1168 clk_enable(host->fclk);
1169 if (host->got_dbclk)
1170 clk_enable(host->dbclk);
1171
1172 if (ret != 0)
1173 goto err;
1174
1175 OMAP_HSMMC_WRITE(host->base, HCTL,
1176 OMAP_HSMMC_READ(host->base, HCTL) & SDVSCLR);
1177 reg_val = OMAP_HSMMC_READ(host->base, HCTL);
1178
1179 /*
1180 * If a MMC dual voltage card is detected, the set_ios fn calls
1181 * this fn with VDD bit set for 1.8V. Upon card removal from the
1182 * slot, omap_hsmmc_set_ios sets the VDD back to 3V on MMC_POWER_OFF.
1183 *
1184 * Cope with a bit of slop in the range ... per data sheets:
1185 * - "1.8V" for vdds_mmc1/vdds_mmc1a can be up to 2.45V max,
1186 * but recommended values are 1.71V to 1.89V
1187 * - "3.0V" for vdds_mmc1/vdds_mmc1a can be up to 3.5V max,
1188 * but recommended values are 2.7V to 3.3V
1189 *
1190 * Board setup code shouldn't permit anything very out-of-range.
1191 * TWL4030-family VMMC1 and VSIM regulators are fine (avoiding the
1192 * middle range) but VSIM can't power DAT4..DAT7 at more than 3V.
1193 */
1194 if ((1 << vdd) <= MMC_VDD_23_24)
1195 reg_val |= SDVS18;
1196 else
1197 reg_val |= SDVS30;
1198
1199 OMAP_HSMMC_WRITE(host->base, HCTL, reg_val);
1200 set_sd_bus_power(host);
1201
1202 return 0;
1203 err:
1204 dev_dbg(mmc_dev(host->mmc), "Unable to switch operating voltage\n");
1205 return ret;
1206 }
1207
1208 /* Protect the card while the cover is open */
omap_hsmmc_protect_card(struct omap_hsmmc_host * host)1209 static void omap_hsmmc_protect_card(struct omap_hsmmc_host *host)
1210 {
1211 if (!mmc_slot(host).get_cover_state)
1212 return;
1213
1214 host->reqs_blocked = 0;
1215 if (mmc_slot(host).get_cover_state(host->dev, host->slot_id)) {
1216 if (host->protect_card) {
1217 printk(KERN_INFO "%s: cover is closed, "
1218 "card is now accessible\n",
1219 mmc_hostname(host->mmc));
1220 host->protect_card = 0;
1221 }
1222 } else {
1223 if (!host->protect_card) {
1224 printk(KERN_INFO "%s: cover is open, "
1225 "card is now inaccessible\n",
1226 mmc_hostname(host->mmc));
1227 host->protect_card = 1;
1228 }
1229 }
1230 }
1231
1232 /*
1233 * Work Item to notify the core about card insertion/removal
1234 */
omap_hsmmc_detect(struct work_struct * work)1235 static void omap_hsmmc_detect(struct work_struct *work)
1236 {
1237 struct omap_hsmmc_host *host =
1238 container_of(work, struct omap_hsmmc_host, mmc_carddetect_work);
1239 struct omap_mmc_slot_data *slot = &mmc_slot(host);
1240 int carddetect;
1241
1242 if (host->suspended)
1243 return;
1244
1245 sysfs_notify(&host->mmc->class_dev.kobj, NULL, "cover_switch");
1246
1247 if (slot->card_detect)
1248 carddetect = slot->card_detect(host->dev, host->slot_id);
1249 else {
1250 omap_hsmmc_protect_card(host);
1251 carddetect = -ENOSYS;
1252 }
1253
1254 if (carddetect)
1255 mmc_detect_change(host->mmc, (HZ * 200) / 1000);
1256 else
1257 mmc_detect_change(host->mmc, (HZ * 50) / 1000);
1258 }
1259
1260 /*
1261 * ISR for handling card insertion and removal
1262 */
omap_hsmmc_cd_handler(int irq,void * dev_id)1263 static irqreturn_t omap_hsmmc_cd_handler(int irq, void *dev_id)
1264 {
1265 struct omap_hsmmc_host *host = (struct omap_hsmmc_host *)dev_id;
1266
1267 if (host->suspended)
1268 return IRQ_HANDLED;
1269 schedule_work(&host->mmc_carddetect_work);
1270
1271 return IRQ_HANDLED;
1272 }
1273
omap_hsmmc_get_dma_sync_dev(struct omap_hsmmc_host * host,struct mmc_data * data)1274 static int omap_hsmmc_get_dma_sync_dev(struct omap_hsmmc_host *host,
1275 struct mmc_data *data)
1276 {
1277 int sync_dev;
1278
1279 if (data->flags & MMC_DATA_WRITE)
1280 sync_dev = host->dma_line_tx;
1281 else
1282 sync_dev = host->dma_line_rx;
1283 return sync_dev;
1284 }
1285
omap_hsmmc_config_dma_params(struct omap_hsmmc_host * host,struct mmc_data * data,struct scatterlist * sgl)1286 static void omap_hsmmc_config_dma_params(struct omap_hsmmc_host *host,
1287 struct mmc_data *data,
1288 struct scatterlist *sgl)
1289 {
1290 int blksz, nblk, dma_ch;
1291
1292 dma_ch = host->dma_ch;
1293 if (data->flags & MMC_DATA_WRITE) {
1294 omap_set_dma_dest_params(dma_ch, 0, OMAP_DMA_AMODE_CONSTANT,
1295 (host->mapbase + OMAP_HSMMC_DATA), 0, 0);
1296 omap_set_dma_src_params(dma_ch, 0, OMAP_DMA_AMODE_POST_INC,
1297 sg_dma_address(sgl), 0, 0);
1298 } else {
1299 omap_set_dma_src_params(dma_ch, 0, OMAP_DMA_AMODE_CONSTANT,
1300 (host->mapbase + OMAP_HSMMC_DATA), 0, 0);
1301 omap_set_dma_dest_params(dma_ch, 0, OMAP_DMA_AMODE_POST_INC,
1302 sg_dma_address(sgl), 0, 0);
1303 }
1304
1305 blksz = host->data->blksz;
1306 nblk = sg_dma_len(sgl) / blksz;
1307
1308 omap_set_dma_transfer_params(dma_ch, OMAP_DMA_DATA_TYPE_S32,
1309 blksz / 4, nblk, OMAP_DMA_SYNC_FRAME,
1310 omap_hsmmc_get_dma_sync_dev(host, data),
1311 !(data->flags & MMC_DATA_WRITE));
1312
1313 omap_start_dma(dma_ch);
1314 }
1315
1316 /*
1317 * DMA call back function
1318 */
omap_hsmmc_dma_cb(int lch,u16 ch_status,void * cb_data)1319 static void omap_hsmmc_dma_cb(int lch, u16 ch_status, void *cb_data)
1320 {
1321 struct omap_hsmmc_host *host = cb_data;
1322 struct mmc_data *data = host->mrq->data;
1323 int dma_ch, req_in_progress;
1324
1325 if (!(ch_status & OMAP_DMA_BLOCK_IRQ)) {
1326 dev_warn(mmc_dev(host->mmc), "unexpected dma status %x\n",
1327 ch_status);
1328 return;
1329 }
1330
1331 spin_lock(&host->irq_lock);
1332 if (host->dma_ch < 0) {
1333 spin_unlock(&host->irq_lock);
1334 return;
1335 }
1336
1337 host->dma_sg_idx++;
1338 if (host->dma_sg_idx < host->dma_len) {
1339 /* Fire up the next transfer. */
1340 omap_hsmmc_config_dma_params(host, data,
1341 data->sg + host->dma_sg_idx);
1342 spin_unlock(&host->irq_lock);
1343 return;
1344 }
1345
1346 dma_unmap_sg(mmc_dev(host->mmc), data->sg, host->dma_len,
1347 omap_hsmmc_get_dma_dir(host, data));
1348
1349 req_in_progress = host->req_in_progress;
1350 dma_ch = host->dma_ch;
1351 host->dma_ch = -1;
1352 spin_unlock(&host->irq_lock);
1353
1354 omap_free_dma(dma_ch);
1355
1356 /* If DMA has finished after TC, complete the request */
1357 if (!req_in_progress) {
1358 struct mmc_request *mrq = host->mrq;
1359
1360 host->mrq = NULL;
1361 mmc_request_done(host->mmc, mrq);
1362 }
1363 }
1364
1365 /*
1366 * Routine to configure and start DMA for the MMC card
1367 */
omap_hsmmc_start_dma_transfer(struct omap_hsmmc_host * host,struct mmc_request * req)1368 static int omap_hsmmc_start_dma_transfer(struct omap_hsmmc_host *host,
1369 struct mmc_request *req)
1370 {
1371 int dma_ch = 0, ret = 0, i;
1372 struct mmc_data *data = req->data;
1373
1374 /* Sanity check: all the SG entries must be aligned by block size. */
1375 for (i = 0; i < data->sg_len; i++) {
1376 struct scatterlist *sgl;
1377
1378 sgl = data->sg + i;
1379 if (sgl->length % data->blksz)
1380 return -EINVAL;
1381 }
1382 if ((data->blksz % 4) != 0)
1383 /* REVISIT: The MMC buffer increments only when MSB is written.
1384 * Return error for blksz which is non multiple of four.
1385 */
1386 return -EINVAL;
1387
1388 BUG_ON(host->dma_ch != -1);
1389
1390 ret = omap_request_dma(omap_hsmmc_get_dma_sync_dev(host, data),
1391 "MMC/SD", omap_hsmmc_dma_cb, host, &dma_ch);
1392 if (ret != 0) {
1393 dev_err(mmc_dev(host->mmc),
1394 "%s: omap_request_dma() failed with %d\n",
1395 mmc_hostname(host->mmc), ret);
1396 return ret;
1397 }
1398
1399 host->dma_len = dma_map_sg(mmc_dev(host->mmc), data->sg,
1400 data->sg_len, omap_hsmmc_get_dma_dir(host, data));
1401 host->dma_ch = dma_ch;
1402 host->dma_sg_idx = 0;
1403
1404 omap_hsmmc_config_dma_params(host, data, data->sg);
1405
1406 return 0;
1407 }
1408
set_data_timeout(struct omap_hsmmc_host * host,unsigned int timeout_ns,unsigned int timeout_clks)1409 static void set_data_timeout(struct omap_hsmmc_host *host,
1410 unsigned int timeout_ns,
1411 unsigned int timeout_clks)
1412 {
1413 unsigned int timeout, cycle_ns;
1414 uint32_t reg, clkd, dto = 0;
1415
1416 reg = OMAP_HSMMC_READ(host->base, SYSCTL);
1417 clkd = (reg & CLKD_MASK) >> CLKD_SHIFT;
1418 if (clkd == 0)
1419 clkd = 1;
1420
1421 cycle_ns = 1000000000 / (clk_get_rate(host->fclk) / clkd);
1422 timeout = timeout_ns / cycle_ns;
1423 timeout += timeout_clks;
1424 if (timeout) {
1425 while ((timeout & 0x80000000) == 0) {
1426 dto += 1;
1427 timeout <<= 1;
1428 }
1429 dto = 31 - dto;
1430 timeout <<= 1;
1431 if (timeout && dto)
1432 dto += 1;
1433 if (dto >= 13)
1434 dto -= 13;
1435 else
1436 dto = 0;
1437 if (dto > 14)
1438 dto = 14;
1439 }
1440
1441 reg &= ~DTO_MASK;
1442 reg |= dto << DTO_SHIFT;
1443 OMAP_HSMMC_WRITE(host->base, SYSCTL, reg);
1444 }
1445
1446 /*
1447 * Configure block length for MMC/SD cards and initiate the transfer.
1448 */
1449 static int
omap_hsmmc_prepare_data(struct omap_hsmmc_host * host,struct mmc_request * req)1450 omap_hsmmc_prepare_data(struct omap_hsmmc_host *host, struct mmc_request *req)
1451 {
1452 int ret;
1453 host->data = req->data;
1454
1455 if (req->data == NULL) {
1456 OMAP_HSMMC_WRITE(host->base, BLK, 0);
1457 /*
1458 * Set an arbitrary 100ms data timeout for commands with
1459 * busy signal.
1460 */
1461 if (req->cmd->flags & MMC_RSP_BUSY)
1462 set_data_timeout(host, 100000000U, 0);
1463 return 0;
1464 }
1465
1466 OMAP_HSMMC_WRITE(host->base, BLK, (req->data->blksz)
1467 | (req->data->blocks << 16));
1468 set_data_timeout(host, req->data->timeout_ns, req->data->timeout_clks);
1469
1470 if (host->use_dma) {
1471 ret = omap_hsmmc_start_dma_transfer(host, req);
1472 if (ret != 0) {
1473 dev_dbg(mmc_dev(host->mmc), "MMC start dma failure\n");
1474 return ret;
1475 }
1476 }
1477 return 0;
1478 }
1479
1480 /*
1481 * Request function. for read/write operation
1482 */
omap_hsmmc_request(struct mmc_host * mmc,struct mmc_request * req)1483 static void omap_hsmmc_request(struct mmc_host *mmc, struct mmc_request *req)
1484 {
1485 struct omap_hsmmc_host *host = mmc_priv(mmc);
1486 int err;
1487
1488 BUG_ON(host->req_in_progress);
1489 BUG_ON(host->dma_ch != -1);
1490 if (host->protect_card) {
1491 if (host->reqs_blocked < 3) {
1492 /*
1493 * Ensure the controller is left in a consistent
1494 * state by resetting the command and data state
1495 * machines.
1496 */
1497 omap_hsmmc_reset_controller_fsm(host, SRD);
1498 omap_hsmmc_reset_controller_fsm(host, SRC);
1499 host->reqs_blocked += 1;
1500 }
1501 req->cmd->error = -EBADF;
1502 if (req->data)
1503 req->data->error = -EBADF;
1504 req->cmd->retries = 0;
1505 mmc_request_done(mmc, req);
1506 return;
1507 } else if (host->reqs_blocked)
1508 host->reqs_blocked = 0;
1509 WARN_ON(host->mrq != NULL);
1510 host->mrq = req;
1511 err = omap_hsmmc_prepare_data(host, req);
1512 if (err) {
1513 req->cmd->error = err;
1514 if (req->data)
1515 req->data->error = err;
1516 host->mrq = NULL;
1517 mmc_request_done(mmc, req);
1518 return;
1519 }
1520
1521 omap_hsmmc_start_command(host, req->cmd, req->data);
1522 }
1523
1524 /* Routine to configure clock values. Exposed API to core */
omap_hsmmc_set_ios(struct mmc_host * mmc,struct mmc_ios * ios)1525 static void omap_hsmmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)
1526 {
1527 struct omap_hsmmc_host *host = mmc_priv(mmc);
1528 u16 dsor = 0;
1529 unsigned long regval;
1530 unsigned long timeout;
1531 u32 con;
1532 int do_send_init_stream = 0;
1533
1534 mmc_host_enable(host->mmc);
1535
1536 if (ios->power_mode != host->power_mode) {
1537 switch (ios->power_mode) {
1538 case MMC_POWER_OFF:
1539 mmc_slot(host).set_power(host->dev, host->slot_id,
1540 0, 0);
1541 host->vdd = 0;
1542 break;
1543 case MMC_POWER_UP:
1544 mmc_slot(host).set_power(host->dev, host->slot_id,
1545 1, ios->vdd);
1546 host->vdd = ios->vdd;
1547 break;
1548 case MMC_POWER_ON:
1549 do_send_init_stream = 1;
1550 break;
1551 }
1552 host->power_mode = ios->power_mode;
1553 }
1554
1555 /* FIXME: set registers based only on changes to ios */
1556
1557 con = OMAP_HSMMC_READ(host->base, CON);
1558 switch (mmc->ios.bus_width) {
1559 case MMC_BUS_WIDTH_8:
1560 OMAP_HSMMC_WRITE(host->base, CON, con | DW8);
1561 break;
1562 case MMC_BUS_WIDTH_4:
1563 OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8);
1564 OMAP_HSMMC_WRITE(host->base, HCTL,
1565 OMAP_HSMMC_READ(host->base, HCTL) | FOUR_BIT);
1566 break;
1567 case MMC_BUS_WIDTH_1:
1568 OMAP_HSMMC_WRITE(host->base, CON, con & ~DW8);
1569 OMAP_HSMMC_WRITE(host->base, HCTL,
1570 OMAP_HSMMC_READ(host->base, HCTL) & ~FOUR_BIT);
1571 break;
1572 }
1573
1574 if (host->pdata->controller_flags & OMAP_HSMMC_SUPPORTS_DUAL_VOLT) {
1575 /* Only MMC1 can interface at 3V without some flavor
1576 * of external transceiver; but they all handle 1.8V.
1577 */
1578 if ((OMAP_HSMMC_READ(host->base, HCTL) & SDVSDET) &&
1579 (ios->vdd == DUAL_VOLT_OCR_BIT)) {
1580 /*
1581 * The mmc_select_voltage fn of the core does
1582 * not seem to set the power_mode to
1583 * MMC_POWER_UP upon recalculating the voltage.
1584 * vdd 1.8v.
1585 */
1586 if (omap_hsmmc_switch_opcond(host, ios->vdd) != 0)
1587 dev_dbg(mmc_dev(host->mmc),
1588 "Switch operation failed\n");
1589 }
1590 }
1591
1592 if (ios->clock) {
1593 dsor = OMAP_MMC_MASTER_CLOCK / ios->clock;
1594 if (dsor < 1)
1595 dsor = 1;
1596
1597 if (OMAP_MMC_MASTER_CLOCK / dsor > ios->clock)
1598 dsor++;
1599
1600 if (dsor > 250)
1601 dsor = 250;
1602 }
1603 omap_hsmmc_stop_clock(host);
1604 regval = OMAP_HSMMC_READ(host->base, SYSCTL);
1605 regval = regval & ~(CLKD_MASK);
1606 regval = regval | (dsor << 6) | (DTO << 16);
1607 OMAP_HSMMC_WRITE(host->base, SYSCTL, regval);
1608 OMAP_HSMMC_WRITE(host->base, SYSCTL,
1609 OMAP_HSMMC_READ(host->base, SYSCTL) | ICE);
1610
1611 /* Wait till the ICS bit is set */
1612 timeout = jiffies + msecs_to_jiffies(MMC_TIMEOUT_MS);
1613 while ((OMAP_HSMMC_READ(host->base, SYSCTL) & ICS) != ICS
1614 && time_before(jiffies, timeout))
1615 msleep(1);
1616
1617 OMAP_HSMMC_WRITE(host->base, SYSCTL,
1618 OMAP_HSMMC_READ(host->base, SYSCTL) | CEN);
1619
1620 if (do_send_init_stream)
1621 send_init_stream(host);
1622
1623 con = OMAP_HSMMC_READ(host->base, CON);
1624 if (ios->bus_mode == MMC_BUSMODE_OPENDRAIN)
1625 OMAP_HSMMC_WRITE(host->base, CON, con | OD);
1626 else
1627 OMAP_HSMMC_WRITE(host->base, CON, con & ~OD);
1628
1629 if (host->power_mode == MMC_POWER_OFF)
1630 mmc_host_disable(host->mmc);
1631 else
1632 mmc_host_lazy_disable(host->mmc);
1633 }
1634
omap_hsmmc_get_cd(struct mmc_host * mmc)1635 static int omap_hsmmc_get_cd(struct mmc_host *mmc)
1636 {
1637 struct omap_hsmmc_host *host = mmc_priv(mmc);
1638
1639 if (!mmc_slot(host).card_detect)
1640 return -ENOSYS;
1641 return mmc_slot(host).card_detect(host->dev, host->slot_id);
1642 }
1643
omap_hsmmc_get_ro(struct mmc_host * mmc)1644 static int omap_hsmmc_get_ro(struct mmc_host *mmc)
1645 {
1646 struct omap_hsmmc_host *host = mmc_priv(mmc);
1647
1648 if (!mmc_slot(host).get_ro)
1649 return -ENOSYS;
1650 return mmc_slot(host).get_ro(host->dev, 0);
1651 }
1652
omap_hsmmc_init_card(struct mmc_host * mmc,struct mmc_card * card)1653 static void omap_hsmmc_init_card(struct mmc_host *mmc, struct mmc_card *card)
1654 {
1655 struct omap_hsmmc_host *host = mmc_priv(mmc);
1656
1657 if (mmc_slot(host).init_card)
1658 mmc_slot(host).init_card(card);
1659 }
1660
omap_hsmmc_conf_bus_power(struct omap_hsmmc_host * host)1661 static void omap_hsmmc_conf_bus_power(struct omap_hsmmc_host *host)
1662 {
1663 u32 hctl, capa, value;
1664
1665 /* Only MMC1 supports 3.0V */
1666 if (host->pdata->controller_flags & OMAP_HSMMC_SUPPORTS_DUAL_VOLT) {
1667 hctl = SDVS30;
1668 capa = VS30 | VS18;
1669 } else {
1670 hctl = SDVS18;
1671 capa = VS18;
1672 }
1673
1674 value = OMAP_HSMMC_READ(host->base, HCTL) & ~SDVS_MASK;
1675 OMAP_HSMMC_WRITE(host->base, HCTL, value | hctl);
1676
1677 value = OMAP_HSMMC_READ(host->base, CAPA);
1678 OMAP_HSMMC_WRITE(host->base, CAPA, value | capa);
1679
1680 /* Set the controller to AUTO IDLE mode */
1681 value = OMAP_HSMMC_READ(host->base, SYSCONFIG);
1682 OMAP_HSMMC_WRITE(host->base, SYSCONFIG, value | AUTOIDLE);
1683
1684 /* Set SD bus power bit */
1685 set_sd_bus_power(host);
1686 }
1687
1688 /*
1689 * Dynamic power saving handling, FSM:
1690 * ENABLED -> DISABLED -> CARDSLEEP / REGSLEEP -> OFF
1691 * ^___________| | |
1692 * |______________________|______________________|
1693 *
1694 * ENABLED: mmc host is fully functional
1695 * DISABLED: fclk is off
1696 * CARDSLEEP: fclk is off, card is asleep, voltage regulator is asleep
1697 * REGSLEEP: fclk is off, voltage regulator is asleep
1698 * OFF: fclk is off, voltage regulator is off
1699 *
1700 * Transition handlers return the timeout for the next state transition
1701 * or negative error.
1702 */
1703
1704 enum {ENABLED = 0, DISABLED, CARDSLEEP, REGSLEEP, OFF};
1705
1706 /* Handler for [ENABLED -> DISABLED] transition */
omap_hsmmc_enabled_to_disabled(struct omap_hsmmc_host * host)1707 static int omap_hsmmc_enabled_to_disabled(struct omap_hsmmc_host *host)
1708 {
1709 omap_hsmmc_context_save(host);
1710 clk_disable(host->fclk);
1711 host->dpm_state = DISABLED;
1712
1713 dev_dbg(mmc_dev(host->mmc), "ENABLED -> DISABLED\n");
1714
1715 if (host->power_mode == MMC_POWER_OFF)
1716 return 0;
1717
1718 return OMAP_MMC_SLEEP_TIMEOUT;
1719 }
1720
1721 /* Handler for [DISABLED -> REGSLEEP / CARDSLEEP] transition */
omap_hsmmc_disabled_to_sleep(struct omap_hsmmc_host * host)1722 static int omap_hsmmc_disabled_to_sleep(struct omap_hsmmc_host *host)
1723 {
1724 int err, new_state;
1725
1726 if (!mmc_try_claim_host(host->mmc))
1727 return 0;
1728
1729 clk_enable(host->fclk);
1730 omap_hsmmc_context_restore(host);
1731 if (mmc_card_can_sleep(host->mmc)) {
1732 err = mmc_card_sleep(host->mmc);
1733 if (err < 0) {
1734 clk_disable(host->fclk);
1735 mmc_release_host(host->mmc);
1736 return err;
1737 }
1738 new_state = CARDSLEEP;
1739 } else {
1740 new_state = REGSLEEP;
1741 }
1742 if (mmc_slot(host).set_sleep)
1743 mmc_slot(host).set_sleep(host->dev, host->slot_id, 1, 0,
1744 new_state == CARDSLEEP);
1745 /* FIXME: turn off bus power and perhaps interrupts too */
1746 clk_disable(host->fclk);
1747 host->dpm_state = new_state;
1748
1749 mmc_release_host(host->mmc);
1750
1751 dev_dbg(mmc_dev(host->mmc), "DISABLED -> %s\n",
1752 host->dpm_state == CARDSLEEP ? "CARDSLEEP" : "REGSLEEP");
1753
1754 if (mmc_slot(host).no_off)
1755 return 0;
1756
1757 if ((host->mmc->caps & MMC_CAP_NONREMOVABLE) ||
1758 mmc_slot(host).card_detect ||
1759 (mmc_slot(host).get_cover_state &&
1760 mmc_slot(host).get_cover_state(host->dev, host->slot_id)))
1761 return OMAP_MMC_OFF_TIMEOUT;
1762
1763 return 0;
1764 }
1765
1766 /* Handler for [REGSLEEP / CARDSLEEP -> OFF] transition */
omap_hsmmc_sleep_to_off(struct omap_hsmmc_host * host)1767 static int omap_hsmmc_sleep_to_off(struct omap_hsmmc_host *host)
1768 {
1769 if (!mmc_try_claim_host(host->mmc))
1770 return 0;
1771
1772 if (mmc_slot(host).no_off)
1773 return 0;
1774
1775 if (!((host->mmc->caps & MMC_CAP_NONREMOVABLE) ||
1776 mmc_slot(host).card_detect ||
1777 (mmc_slot(host).get_cover_state &&
1778 mmc_slot(host).get_cover_state(host->dev, host->slot_id)))) {
1779 mmc_release_host(host->mmc);
1780 return 0;
1781 }
1782
1783 mmc_slot(host).set_power(host->dev, host->slot_id, 0, 0);
1784 host->vdd = 0;
1785 host->power_mode = MMC_POWER_OFF;
1786
1787 dev_dbg(mmc_dev(host->mmc), "%s -> OFF\n",
1788 host->dpm_state == CARDSLEEP ? "CARDSLEEP" : "REGSLEEP");
1789
1790 host->dpm_state = OFF;
1791
1792 mmc_release_host(host->mmc);
1793
1794 return 0;
1795 }
1796
1797 /* Handler for [DISABLED -> ENABLED] transition */
omap_hsmmc_disabled_to_enabled(struct omap_hsmmc_host * host)1798 static int omap_hsmmc_disabled_to_enabled(struct omap_hsmmc_host *host)
1799 {
1800 int err;
1801
1802 err = clk_enable(host->fclk);
1803 if (err < 0)
1804 return err;
1805
1806 omap_hsmmc_context_restore(host);
1807 host->dpm_state = ENABLED;
1808
1809 dev_dbg(mmc_dev(host->mmc), "DISABLED -> ENABLED\n");
1810
1811 return 0;
1812 }
1813
1814 /* Handler for [SLEEP -> ENABLED] transition */
omap_hsmmc_sleep_to_enabled(struct omap_hsmmc_host * host)1815 static int omap_hsmmc_sleep_to_enabled(struct omap_hsmmc_host *host)
1816 {
1817 if (!mmc_try_claim_host(host->mmc))
1818 return 0;
1819
1820 clk_enable(host->fclk);
1821 omap_hsmmc_context_restore(host);
1822 if (mmc_slot(host).set_sleep)
1823 mmc_slot(host).set_sleep(host->dev, host->slot_id, 0,
1824 host->vdd, host->dpm_state == CARDSLEEP);
1825 if (mmc_card_can_sleep(host->mmc))
1826 mmc_card_awake(host->mmc);
1827
1828 dev_dbg(mmc_dev(host->mmc), "%s -> ENABLED\n",
1829 host->dpm_state == CARDSLEEP ? "CARDSLEEP" : "REGSLEEP");
1830
1831 host->dpm_state = ENABLED;
1832
1833 mmc_release_host(host->mmc);
1834
1835 return 0;
1836 }
1837
1838 /* Handler for [OFF -> ENABLED] transition */
omap_hsmmc_off_to_enabled(struct omap_hsmmc_host * host)1839 static int omap_hsmmc_off_to_enabled(struct omap_hsmmc_host *host)
1840 {
1841 clk_enable(host->fclk);
1842
1843 omap_hsmmc_context_restore(host);
1844 omap_hsmmc_conf_bus_power(host);
1845 mmc_power_restore_host(host->mmc);
1846
1847 host->dpm_state = ENABLED;
1848
1849 dev_dbg(mmc_dev(host->mmc), "OFF -> ENABLED\n");
1850
1851 return 0;
1852 }
1853
1854 /*
1855 * Bring MMC host to ENABLED from any other PM state.
1856 */
omap_hsmmc_enable(struct mmc_host * mmc)1857 static int omap_hsmmc_enable(struct mmc_host *mmc)
1858 {
1859 struct omap_hsmmc_host *host = mmc_priv(mmc);
1860
1861 switch (host->dpm_state) {
1862 case DISABLED:
1863 return omap_hsmmc_disabled_to_enabled(host);
1864 case CARDSLEEP:
1865 case REGSLEEP:
1866 return omap_hsmmc_sleep_to_enabled(host);
1867 case OFF:
1868 return omap_hsmmc_off_to_enabled(host);
1869 default:
1870 dev_dbg(mmc_dev(host->mmc), "UNKNOWN state\n");
1871 return -EINVAL;
1872 }
1873 }
1874
1875 /*
1876 * Bring MMC host in PM state (one level deeper).
1877 */
omap_hsmmc_disable(struct mmc_host * mmc,int lazy)1878 static int omap_hsmmc_disable(struct mmc_host *mmc, int lazy)
1879 {
1880 struct omap_hsmmc_host *host = mmc_priv(mmc);
1881
1882 switch (host->dpm_state) {
1883 case ENABLED: {
1884 int delay;
1885
1886 delay = omap_hsmmc_enabled_to_disabled(host);
1887 if (lazy || delay < 0)
1888 return delay;
1889 return 0;
1890 }
1891 case DISABLED:
1892 return omap_hsmmc_disabled_to_sleep(host);
1893 case CARDSLEEP:
1894 case REGSLEEP:
1895 return omap_hsmmc_sleep_to_off(host);
1896 default:
1897 dev_dbg(mmc_dev(host->mmc), "UNKNOWN state\n");
1898 return -EINVAL;
1899 }
1900 }
1901
omap_hsmmc_enable_fclk(struct mmc_host * mmc)1902 static int omap_hsmmc_enable_fclk(struct mmc_host *mmc)
1903 {
1904 struct omap_hsmmc_host *host = mmc_priv(mmc);
1905 int err;
1906
1907 err = clk_enable(host->fclk);
1908 if (err)
1909 return err;
1910 dev_dbg(mmc_dev(host->mmc), "mmc_fclk: enabled\n");
1911 omap_hsmmc_context_restore(host);
1912 return 0;
1913 }
1914
omap_hsmmc_disable_fclk(struct mmc_host * mmc,int lazy)1915 static int omap_hsmmc_disable_fclk(struct mmc_host *mmc, int lazy)
1916 {
1917 struct omap_hsmmc_host *host = mmc_priv(mmc);
1918
1919 omap_hsmmc_context_save(host);
1920 clk_disable(host->fclk);
1921 dev_dbg(mmc_dev(host->mmc), "mmc_fclk: disabled\n");
1922 return 0;
1923 }
1924
1925 static const struct mmc_host_ops omap_hsmmc_ops = {
1926 .enable = omap_hsmmc_enable_fclk,
1927 .disable = omap_hsmmc_disable_fclk,
1928 .request = omap_hsmmc_request,
1929 .set_ios = omap_hsmmc_set_ios,
1930 .get_cd = omap_hsmmc_get_cd,
1931 .get_ro = omap_hsmmc_get_ro,
1932 .init_card = omap_hsmmc_init_card,
1933 /* NYET -- enable_sdio_irq */
1934 };
1935
1936 static const struct mmc_host_ops omap_hsmmc_ps_ops = {
1937 .enable = omap_hsmmc_enable,
1938 .disable = omap_hsmmc_disable,
1939 .request = omap_hsmmc_request,
1940 .set_ios = omap_hsmmc_set_ios,
1941 .get_cd = omap_hsmmc_get_cd,
1942 .get_ro = omap_hsmmc_get_ro,
1943 .init_card = omap_hsmmc_init_card,
1944 /* NYET -- enable_sdio_irq */
1945 };
1946
1947 #ifdef CONFIG_DEBUG_FS
1948
omap_hsmmc_regs_show(struct seq_file * s,void * data)1949 static int omap_hsmmc_regs_show(struct seq_file *s, void *data)
1950 {
1951 struct mmc_host *mmc = s->private;
1952 struct omap_hsmmc_host *host = mmc_priv(mmc);
1953 int context_loss = 0;
1954
1955 if (host->pdata->get_context_loss_count)
1956 context_loss = host->pdata->get_context_loss_count(host->dev);
1957
1958 seq_printf(s, "mmc%d:\n"
1959 " enabled:\t%d\n"
1960 " dpm_state:\t%d\n"
1961 " nesting_cnt:\t%d\n"
1962 " ctx_loss:\t%d:%d\n"
1963 "\nregs:\n",
1964 mmc->index, mmc->enabled ? 1 : 0,
1965 host->dpm_state, mmc->nesting_cnt,
1966 host->context_loss, context_loss);
1967
1968 if (host->suspended || host->dpm_state == OFF) {
1969 seq_printf(s, "host suspended, can't read registers\n");
1970 return 0;
1971 }
1972
1973 if (clk_enable(host->fclk) != 0) {
1974 seq_printf(s, "can't read the regs\n");
1975 return 0;
1976 }
1977
1978 seq_printf(s, "SYSCONFIG:\t0x%08x\n",
1979 OMAP_HSMMC_READ(host->base, SYSCONFIG));
1980 seq_printf(s, "CON:\t\t0x%08x\n",
1981 OMAP_HSMMC_READ(host->base, CON));
1982 seq_printf(s, "HCTL:\t\t0x%08x\n",
1983 OMAP_HSMMC_READ(host->base, HCTL));
1984 seq_printf(s, "SYSCTL:\t\t0x%08x\n",
1985 OMAP_HSMMC_READ(host->base, SYSCTL));
1986 seq_printf(s, "IE:\t\t0x%08x\n",
1987 OMAP_HSMMC_READ(host->base, IE));
1988 seq_printf(s, "ISE:\t\t0x%08x\n",
1989 OMAP_HSMMC_READ(host->base, ISE));
1990 seq_printf(s, "CAPA:\t\t0x%08x\n",
1991 OMAP_HSMMC_READ(host->base, CAPA));
1992
1993 clk_disable(host->fclk);
1994
1995 return 0;
1996 }
1997
omap_hsmmc_regs_open(struct inode * inode,struct file * file)1998 static int omap_hsmmc_regs_open(struct inode *inode, struct file *file)
1999 {
2000 return single_open(file, omap_hsmmc_regs_show, inode->i_private);
2001 }
2002
2003 static const struct file_operations mmc_regs_fops = {
2004 .open = omap_hsmmc_regs_open,
2005 .read = seq_read,
2006 .llseek = seq_lseek,
2007 .release = single_release,
2008 };
2009
omap_hsmmc_debugfs(struct mmc_host * mmc)2010 static void omap_hsmmc_debugfs(struct mmc_host *mmc)
2011 {
2012 if (mmc->debugfs_root)
2013 debugfs_create_file("regs", S_IRUSR, mmc->debugfs_root,
2014 mmc, &mmc_regs_fops);
2015 }
2016
2017 #else
2018
omap_hsmmc_debugfs(struct mmc_host * mmc)2019 static void omap_hsmmc_debugfs(struct mmc_host *mmc)
2020 {
2021 }
2022
2023 #endif
2024
omap_hsmmc_probe(struct platform_device * pdev)2025 static int __init omap_hsmmc_probe(struct platform_device *pdev)
2026 {
2027 struct omap_mmc_platform_data *pdata = pdev->dev.platform_data;
2028 struct mmc_host *mmc;
2029 struct omap_hsmmc_host *host = NULL;
2030 struct resource *res;
2031 int ret, irq;
2032
2033 if (pdata == NULL) {
2034 dev_err(&pdev->dev, "Platform Data is missing\n");
2035 return -ENXIO;
2036 }
2037
2038 if (pdata->nr_slots == 0) {
2039 dev_err(&pdev->dev, "No Slots\n");
2040 return -ENXIO;
2041 }
2042
2043 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2044 irq = platform_get_irq(pdev, 0);
2045 if (res == NULL || irq < 0)
2046 return -ENXIO;
2047
2048 res->start += pdata->reg_offset;
2049 res->end += pdata->reg_offset;
2050 res = request_mem_region(res->start, resource_size(res), pdev->name);
2051 if (res == NULL)
2052 return -EBUSY;
2053
2054 ret = omap_hsmmc_gpio_init(pdata);
2055 if (ret)
2056 goto err;
2057
2058 mmc = mmc_alloc_host(sizeof(struct omap_hsmmc_host), &pdev->dev);
2059 if (!mmc) {
2060 ret = -ENOMEM;
2061 goto err_alloc;
2062 }
2063
2064 host = mmc_priv(mmc);
2065 host->mmc = mmc;
2066 host->pdata = pdata;
2067 host->dev = &pdev->dev;
2068 host->use_dma = 1;
2069 host->dev->dma_mask = &pdata->dma_mask;
2070 host->dma_ch = -1;
2071 host->irq = irq;
2072 host->id = pdev->id;
2073 host->slot_id = 0;
2074 host->mapbase = res->start;
2075 host->base = ioremap(host->mapbase, SZ_4K);
2076 host->power_mode = MMC_POWER_OFF;
2077
2078 platform_set_drvdata(pdev, host);
2079 INIT_WORK(&host->mmc_carddetect_work, omap_hsmmc_detect);
2080
2081 if (mmc_slot(host).power_saving)
2082 mmc->ops = &omap_hsmmc_ps_ops;
2083 else
2084 mmc->ops = &omap_hsmmc_ops;
2085
2086 /*
2087 * If regulator_disable can only put vcc_aux to sleep then there is
2088 * no off state.
2089 */
2090 if (mmc_slot(host).vcc_aux_disable_is_sleep)
2091 mmc_slot(host).no_off = 1;
2092
2093 mmc->f_min = 400000;
2094 mmc->f_max = 52000000;
2095
2096 spin_lock_init(&host->irq_lock);
2097
2098 host->iclk = clk_get(&pdev->dev, "ick");
2099 if (IS_ERR(host->iclk)) {
2100 ret = PTR_ERR(host->iclk);
2101 host->iclk = NULL;
2102 goto err1;
2103 }
2104 host->fclk = clk_get(&pdev->dev, "fck");
2105 if (IS_ERR(host->fclk)) {
2106 ret = PTR_ERR(host->fclk);
2107 host->fclk = NULL;
2108 clk_put(host->iclk);
2109 goto err1;
2110 }
2111
2112 omap_hsmmc_context_save(host);
2113
2114 mmc->caps |= MMC_CAP_DISABLE;
2115 mmc_set_disable_delay(mmc, OMAP_MMC_DISABLED_TIMEOUT);
2116 /* we start off in DISABLED state */
2117 host->dpm_state = DISABLED;
2118
2119 if (clk_enable(host->iclk) != 0) {
2120 clk_put(host->iclk);
2121 clk_put(host->fclk);
2122 goto err1;
2123 }
2124
2125 if (mmc_host_enable(host->mmc) != 0) {
2126 clk_disable(host->iclk);
2127 clk_put(host->iclk);
2128 clk_put(host->fclk);
2129 goto err1;
2130 }
2131
2132 if (cpu_is_omap2430()) {
2133 host->dbclk = clk_get(&pdev->dev, "mmchsdb_fck");
2134 /*
2135 * MMC can still work without debounce clock.
2136 */
2137 if (IS_ERR(host->dbclk))
2138 dev_warn(mmc_dev(host->mmc),
2139 "Failed to get debounce clock\n");
2140 else
2141 host->got_dbclk = 1;
2142
2143 if (host->got_dbclk)
2144 if (clk_enable(host->dbclk) != 0)
2145 dev_dbg(mmc_dev(host->mmc), "Enabling debounce"
2146 " clk failed\n");
2147 }
2148
2149 /* Since we do only SG emulation, we can have as many segs
2150 * as we want. */
2151 mmc->max_segs = 1024;
2152
2153 mmc->max_blk_size = 512; /* Block Length at max can be 1024 */
2154 mmc->max_blk_count = 0xFFFF; /* No. of Blocks is 16 bits */
2155 mmc->max_req_size = mmc->max_blk_size * mmc->max_blk_count;
2156 mmc->max_seg_size = mmc->max_req_size;
2157
2158 mmc->caps |= MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED |
2159 MMC_CAP_WAIT_WHILE_BUSY | MMC_CAP_ERASE;
2160
2161 mmc->caps |= mmc_slot(host).caps;
2162 if (mmc->caps & MMC_CAP_8_BIT_DATA)
2163 mmc->caps |= MMC_CAP_4_BIT_DATA;
2164
2165 if (mmc_slot(host).nonremovable)
2166 mmc->caps |= MMC_CAP_NONREMOVABLE;
2167
2168 omap_hsmmc_conf_bus_power(host);
2169
2170 /* Select DMA lines */
2171 switch (host->id) {
2172 case OMAP_MMC1_DEVID:
2173 host->dma_line_tx = OMAP24XX_DMA_MMC1_TX;
2174 host->dma_line_rx = OMAP24XX_DMA_MMC1_RX;
2175 break;
2176 case OMAP_MMC2_DEVID:
2177 host->dma_line_tx = OMAP24XX_DMA_MMC2_TX;
2178 host->dma_line_rx = OMAP24XX_DMA_MMC2_RX;
2179 break;
2180 case OMAP_MMC3_DEVID:
2181 host->dma_line_tx = OMAP34XX_DMA_MMC3_TX;
2182 host->dma_line_rx = OMAP34XX_DMA_MMC3_RX;
2183 break;
2184 case OMAP_MMC4_DEVID:
2185 host->dma_line_tx = OMAP44XX_DMA_MMC4_TX;
2186 host->dma_line_rx = OMAP44XX_DMA_MMC4_RX;
2187 break;
2188 case OMAP_MMC5_DEVID:
2189 host->dma_line_tx = OMAP44XX_DMA_MMC5_TX;
2190 host->dma_line_rx = OMAP44XX_DMA_MMC5_RX;
2191 break;
2192 default:
2193 dev_err(mmc_dev(host->mmc), "Invalid MMC id\n");
2194 goto err_irq;
2195 }
2196
2197 /* Request IRQ for MMC operations */
2198 ret = request_irq(host->irq, omap_hsmmc_irq, IRQF_DISABLED,
2199 mmc_hostname(mmc), host);
2200 if (ret) {
2201 dev_dbg(mmc_dev(host->mmc), "Unable to grab HSMMC IRQ\n");
2202 goto err_irq;
2203 }
2204
2205 if (pdata->init != NULL) {
2206 if (pdata->init(&pdev->dev) != 0) {
2207 dev_dbg(mmc_dev(host->mmc),
2208 "Unable to configure MMC IRQs\n");
2209 goto err_irq_cd_init;
2210 }
2211 }
2212
2213 if (omap_hsmmc_have_reg() && !mmc_slot(host).set_power) {
2214 ret = omap_hsmmc_reg_get(host);
2215 if (ret)
2216 goto err_reg;
2217 host->use_reg = 1;
2218 }
2219
2220 mmc->ocr_avail = mmc_slot(host).ocr_mask;
2221
2222 /* Request IRQ for card detect */
2223 if ((mmc_slot(host).card_detect_irq)) {
2224 ret = request_irq(mmc_slot(host).card_detect_irq,
2225 omap_hsmmc_cd_handler,
2226 IRQF_TRIGGER_RISING | IRQF_TRIGGER_FALLING
2227 | IRQF_DISABLED,
2228 mmc_hostname(mmc), host);
2229 if (ret) {
2230 dev_dbg(mmc_dev(host->mmc),
2231 "Unable to grab MMC CD IRQ\n");
2232 goto err_irq_cd;
2233 }
2234 pdata->suspend = omap_hsmmc_suspend_cdirq;
2235 pdata->resume = omap_hsmmc_resume_cdirq;
2236 }
2237
2238 omap_hsmmc_disable_irq(host);
2239
2240 mmc_host_lazy_disable(host->mmc);
2241
2242 omap_hsmmc_protect_card(host);
2243
2244 mmc_add_host(mmc);
2245
2246 if (mmc_slot(host).name != NULL) {
2247 ret = device_create_file(&mmc->class_dev, &dev_attr_slot_name);
2248 if (ret < 0)
2249 goto err_slot_name;
2250 }
2251 if (mmc_slot(host).card_detect_irq && mmc_slot(host).get_cover_state) {
2252 ret = device_create_file(&mmc->class_dev,
2253 &dev_attr_cover_switch);
2254 if (ret < 0)
2255 goto err_slot_name;
2256 }
2257
2258 omap_hsmmc_debugfs(mmc);
2259
2260 return 0;
2261
2262 err_slot_name:
2263 mmc_remove_host(mmc);
2264 free_irq(mmc_slot(host).card_detect_irq, host);
2265 err_irq_cd:
2266 if (host->use_reg)
2267 omap_hsmmc_reg_put(host);
2268 err_reg:
2269 if (host->pdata->cleanup)
2270 host->pdata->cleanup(&pdev->dev);
2271 err_irq_cd_init:
2272 free_irq(host->irq, host);
2273 err_irq:
2274 mmc_host_disable(host->mmc);
2275 clk_disable(host->iclk);
2276 clk_put(host->fclk);
2277 clk_put(host->iclk);
2278 if (host->got_dbclk) {
2279 clk_disable(host->dbclk);
2280 clk_put(host->dbclk);
2281 }
2282 err1:
2283 iounmap(host->base);
2284 platform_set_drvdata(pdev, NULL);
2285 mmc_free_host(mmc);
2286 err_alloc:
2287 omap_hsmmc_gpio_free(pdata);
2288 err:
2289 release_mem_region(res->start, resource_size(res));
2290 return ret;
2291 }
2292
omap_hsmmc_remove(struct platform_device * pdev)2293 static int omap_hsmmc_remove(struct platform_device *pdev)
2294 {
2295 struct omap_hsmmc_host *host = platform_get_drvdata(pdev);
2296 struct resource *res;
2297
2298 if (host) {
2299 mmc_host_enable(host->mmc);
2300 mmc_remove_host(host->mmc);
2301 if (host->use_reg)
2302 omap_hsmmc_reg_put(host);
2303 if (host->pdata->cleanup)
2304 host->pdata->cleanup(&pdev->dev);
2305 free_irq(host->irq, host);
2306 if (mmc_slot(host).card_detect_irq)
2307 free_irq(mmc_slot(host).card_detect_irq, host);
2308 flush_work_sync(&host->mmc_carddetect_work);
2309
2310 mmc_host_disable(host->mmc);
2311 clk_disable(host->iclk);
2312 clk_put(host->fclk);
2313 clk_put(host->iclk);
2314 if (host->got_dbclk) {
2315 clk_disable(host->dbclk);
2316 clk_put(host->dbclk);
2317 }
2318
2319 mmc_free_host(host->mmc);
2320 iounmap(host->base);
2321 omap_hsmmc_gpio_free(pdev->dev.platform_data);
2322 }
2323
2324 res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
2325 if (res)
2326 release_mem_region(res->start, resource_size(res));
2327 platform_set_drvdata(pdev, NULL);
2328
2329 return 0;
2330 }
2331
2332 #ifdef CONFIG_PM
omap_hsmmc_suspend(struct device * dev)2333 static int omap_hsmmc_suspend(struct device *dev)
2334 {
2335 int ret = 0;
2336 struct platform_device *pdev = to_platform_device(dev);
2337 struct omap_hsmmc_host *host = platform_get_drvdata(pdev);
2338
2339 if (host && host->suspended)
2340 return 0;
2341
2342 if (host) {
2343 host->suspended = 1;
2344 if (host->pdata->suspend) {
2345 ret = host->pdata->suspend(&pdev->dev,
2346 host->slot_id);
2347 if (ret) {
2348 dev_dbg(mmc_dev(host->mmc),
2349 "Unable to handle MMC board"
2350 " level suspend\n");
2351 host->suspended = 0;
2352 return ret;
2353 }
2354 }
2355 cancel_work_sync(&host->mmc_carddetect_work);
2356 ret = mmc_suspend_host(host->mmc);
2357 mmc_host_enable(host->mmc);
2358 if (ret == 0) {
2359 omap_hsmmc_disable_irq(host);
2360 OMAP_HSMMC_WRITE(host->base, HCTL,
2361 OMAP_HSMMC_READ(host->base, HCTL) & ~SDBP);
2362 mmc_host_disable(host->mmc);
2363 clk_disable(host->iclk);
2364 if (host->got_dbclk)
2365 clk_disable(host->dbclk);
2366 } else {
2367 host->suspended = 0;
2368 if (host->pdata->resume) {
2369 ret = host->pdata->resume(&pdev->dev,
2370 host->slot_id);
2371 if (ret)
2372 dev_dbg(mmc_dev(host->mmc),
2373 "Unmask interrupt failed\n");
2374 }
2375 mmc_host_disable(host->mmc);
2376 }
2377
2378 }
2379 return ret;
2380 }
2381
2382 /* Routine to resume the MMC device */
omap_hsmmc_resume(struct device * dev)2383 static int omap_hsmmc_resume(struct device *dev)
2384 {
2385 int ret = 0;
2386 struct platform_device *pdev = to_platform_device(dev);
2387 struct omap_hsmmc_host *host = platform_get_drvdata(pdev);
2388
2389 if (host && !host->suspended)
2390 return 0;
2391
2392 if (host) {
2393 ret = clk_enable(host->iclk);
2394 if (ret)
2395 goto clk_en_err;
2396
2397 if (mmc_host_enable(host->mmc) != 0) {
2398 clk_disable(host->iclk);
2399 goto clk_en_err;
2400 }
2401
2402 if (host->got_dbclk)
2403 clk_enable(host->dbclk);
2404
2405 omap_hsmmc_conf_bus_power(host);
2406
2407 if (host->pdata->resume) {
2408 ret = host->pdata->resume(&pdev->dev, host->slot_id);
2409 if (ret)
2410 dev_dbg(mmc_dev(host->mmc),
2411 "Unmask interrupt failed\n");
2412 }
2413
2414 omap_hsmmc_protect_card(host);
2415
2416 /* Notify the core to resume the host */
2417 ret = mmc_resume_host(host->mmc);
2418 if (ret == 0)
2419 host->suspended = 0;
2420
2421 mmc_host_lazy_disable(host->mmc);
2422 }
2423
2424 return ret;
2425
2426 clk_en_err:
2427 dev_dbg(mmc_dev(host->mmc),
2428 "Failed to enable MMC clocks during resume\n");
2429 return ret;
2430 }
2431
2432 #else
2433 #define omap_hsmmc_suspend NULL
2434 #define omap_hsmmc_resume NULL
2435 #endif
2436
2437 static struct dev_pm_ops omap_hsmmc_dev_pm_ops = {
2438 .suspend = omap_hsmmc_suspend,
2439 .resume = omap_hsmmc_resume,
2440 };
2441
2442 static struct platform_driver omap_hsmmc_driver = {
2443 .remove = omap_hsmmc_remove,
2444 .driver = {
2445 .name = DRIVER_NAME,
2446 .owner = THIS_MODULE,
2447 .pm = &omap_hsmmc_dev_pm_ops,
2448 },
2449 };
2450
omap_hsmmc_init(void)2451 static int __init omap_hsmmc_init(void)
2452 {
2453 /* Register the MMC driver */
2454 return platform_driver_probe(&omap_hsmmc_driver, omap_hsmmc_probe);
2455 }
2456
omap_hsmmc_cleanup(void)2457 static void __exit omap_hsmmc_cleanup(void)
2458 {
2459 /* Unregister MMC driver */
2460 platform_driver_unregister(&omap_hsmmc_driver);
2461 }
2462
2463 module_init(omap_hsmmc_init);
2464 module_exit(omap_hsmmc_cleanup);
2465
2466 MODULE_DESCRIPTION("OMAP High Speed Multimedia Card driver");
2467 MODULE_LICENSE("GPL");
2468 MODULE_ALIAS("platform:" DRIVER_NAME);
2469 MODULE_AUTHOR("Texas Instruments Inc");
2470