Lines Matching refs:__u8
78 __u8 ram_addr_hi; /* shared RAM address hi byte */
79 __u8 pad0;
80 __u8 ram_addr_lo; /* shared RAM address lo byte */
81 __u8 pad1;
82 __u8 status_ctrl; /* status/control register */
83 __u8 pad2[3];
84 __u8 ram_data; /* RAM data byte at ramhi/lo */
86 __u8 pad3[23];
92 __u8 sccb_cmd; /* SCC B command reg */
93 __u8 pad4;
94 __u8 scca_cmd; /* SCC A command reg */
95 __u8 pad5;
96 __u8 sccb_data; /* SCC B data */
97 __u8 pad6;
98 __u8 scca_data; /* SCC A data */
102 __u8 wdata; /* write a data byte */
103 __u8 pad7;
104 __u8 wmark; /* write a mark byte */
105 __u8 pad8;
106 __u8 wcrc; /* write 2-byte crc to disk */
107 __u8 pad9;
108 __u8 wparams; /* write the param regs */
109 __u8 pad10;
110 __u8 wphase; /* write the phase states & dirs */
111 __u8 pad11;
112 __u8 wsetup; /* write the setup register */
113 __u8 pad12;
114 __u8 wzeroes; /* mode reg: 1's clr bits, 0's are x */
115 __u8 pad13;
116 __u8 wones; /* mode reg: 1's set bits, 0's are x */
117 __u8 pad14;
118 __u8 rdata; /* read a data byte */
119 __u8 pad15;
120 __u8 rmark; /* read a mark byte */
121 __u8 pad16;
122 __u8 rerror; /* read the error register */
123 __u8 pad17;
124 __u8 rparams; /* read the param regs */
125 __u8 pad18;
126 __u8 rphase; /* read the phase states & dirs */
127 __u8 pad19;
128 __u8 rsetup; /* read the setup register */
129 __u8 pad20;
130 __u8 rmode; /* read the mode register */
131 __u8 pad21;
132 __u8 rhandshake; /* read the handshake register */
145 __u8 message[IOP_MSG_LEN]; /* the message being sent/received */
146 __u8 reply[IOP_MSG_LEN]; /* the reply to the message */
156 extern int iop_send_message(uint, uint, void *, uint, __u8 *,
159 extern void iop_upload_code(uint, __u8 *, uint, __u16);
160 extern void iop_download_code(uint, __u8 *, uint, __u16);
161 extern __u8 *iop_compare_code(uint, __u8 *, uint, __u16);